ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS
1
GATE ECE 1990
MCQ (Single Correct Answer)
+1
-0.3
A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50ns, the maximum clock frequency that can be used is equal to:
A
20 MHz
B
10 MHz
C
5 MHz
D
4 MHz
2
GATE ECE 1988
MCQ (Single Correct Answer)
+1
-0.3
The circuit given below is a GATE ECE 1988 Digital Circuits - Sequential Circuits Question 9 English
A
J-K Flip-flop
B
Johnson's counter
C
R-S latch
D
None of above
3
GATE ECE 1987
MCQ (Single Correct Answer)
+1
-0.3
A ripple counter using negative edge-triggered D-flip flops is shown in Fig.1. The flip-flops are cleared to '0' by a '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same figure. The correct feedback logic is: GATE ECE 1987 Digital Circuits - Sequential Circuits Question 12 English 1 GATE ECE 1987 Digital Circuits - Sequential Circuits Question 12 English 2
A
$$F\, = \overline {{Q_2}{Q_1}\overline {{Q_0}} } $$
B
$$F\, = \,{Q_2}\,\overline {{Q_1}} \overline {{Q_0}} $$
C
$$F\, = \,\overline {{Q_2}} \overline {{Q_1}} {Q_0}$$
D
$$F\, = \,\overline {{Q_2}} \overline {{Q_1}} \overline {{Q_0}} $$
4
GATE ECE 1987
MCQ (Single Correct Answer)
+1
-0.3
Choose the correct statements relating to the circuit of figure GATE ECE 1987 Digital Circuits - Sequential Circuits Question 8 English
A
For Vi = -2V, P=0
B
For Vi = +3V, P=0
C
For Vi = 0V, P=0 always
D
For Vi = 0V, P can be either 0 or 1.
PREVIOUS
GATE ECE Subjects
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Digital Circuits
Number System and Code Convertions Boolean Algebra Logic Gates Combinational Circuits Sequential Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Representation of Continuous Time Signal Fourier Series Discrete Time Signal Fourier Series Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Transmission of Signal Through Continuous Time LTI Systems Discrete Time Linear Time Invariant Systems Sampling Continuous Time Signal Laplace Transform Discrete Fourier Transform and Fast Fourier Transform Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Fourier Transform
Communications
Fundamentals of Information Theory Noise In Digital Communication Analog Communication Systems Digital Communication Systems Random Signals and Noise
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
General Aptitude
Numerical Ability Logical Reasoning Verbal Ability
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCET
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12