ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 2005
MCQ (Single Correct Answer)
+1
-0.3
The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of counter is Q2 Q1 Q0 = 011, then its next state ( Q2 Q1 Q0 ) will be GATE ECE 2005 Digital Circuits - Sequential Circuits Question 58 English
A
010
B
100
C
111
D
101
2
GATE ECE 2005
MCQ (Single Correct Answer)
+1
-0.3
The present output Qn of an edge triggered JK flip-flop is logic 0. If J=1, then Qn+1
A
can not be determined
B
will be logic 0
C
will be logic 1
D
will race around
3
GATE ECE 2004
MCQ (Single Correct Answer)
+1
-0.3
Choose the correct one from among the alternatives A, B, C, D after matching an item from Group 1 with the most appropriate item in Group 2.

Group1
P. shift register
Q. Counter
R. Decoder

Group2
1. Frequency division
2. Addressing in memory chips
3. Serial to parallel data conversion

A
P-3, Q-2, R-1
B
P-3, Q-1, R-2
C
P-2, Q-1, R-3
D
P-1, Q-3, R-2
4
GATE ECE 2004
MCQ (Single Correct Answer)
+1
-0.3
A master slave flip-flop has the characteristic that
A
change in the input immediately reflected in the output
B
change in the output occurs when the state of the master is affected
C
change in the output occurs when the state of the slave is affected
D
both the master and the slave states are affected at the same time
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Digital Circuits
Number System and Code Convertions Boolean Algebra Logic Gates Combinational Circuits Sequential Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters
General Aptitude
Numerical Ability Logical Reasoning Verbal Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Probability and Statistics Differential Equations Complex Variable Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Fundamentals of Information Theory Noise In Digital Communication Analog Communication Systems Digital Communication Systems Random Signals and Noise
Electromagnetics
Waveguides Antennas Miscellaneous Transmission Lines Maxwell Equations Uniform Plane Waves
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCET
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12