1
GATE ECE 2006
MCQ (Single Correct Answer)
+2
-0.6
Two D-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following Q1Q0 sequence $$00 \to 01 \to 11 \to 10 \to 00 \to ......$$
The inputs D0 and D1 respectively should be connected as
GATE ECE 2006 Digital Circuits - Sequential Circuits Question 37 English
A
$$\overline {{Q_1}} \,and\,\ {{Q_0}} $$
B
$$\overline {{Q_0}} \,and\,\ {{Q_1}} $$
C
$$\,\overline {{Q_1}} {Q_0}\,and\,\overline {{Q_1}} {Q_0}$$
D
$$\,\overline {{Q_1}} \overline {{Q_0}} \,and\,{Q_1}{Q_0}$$
2
GATE ECE 2004
MCQ (Single Correct Answer)
+2
-0.6
In the modulo-6 ripple counter shown in the figure, the output of the 2-input gate is used to clear the J-K flip-flops. The 2-input gate is GATE ECE 2004 Digital Circuits - Sequential Circuits Question 38 English
A
a NAND gate
B
a NOR gate
C
an OR gate
D
an AND gate
3
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
A 4 bit ripple counter and a 4 bit synchronous counter are made using flip-flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then
A
R = 10ns, S = 40ns
B
R = 40ns, S = 10ns
C
R = 10ns, S = 30ns
D
R = 30ns, S = 10ns
4
GATE ECE 2001
MCQ (Single Correct Answer)
+2
-0.6
The digital block in the figure is realized using two positive edge triggered D flip-flops. Assume that for t < t0, Q1 = Q2 =0. The circuit in the digital block is given by

GATE ECE 2001 Digital Circuits - Sequential Circuits Question 40 English
A
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 40 English Option 1
B
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 40 English Option 2
C
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 40 English Option 3
D
GATE ECE 2001 Digital Circuits - Sequential Circuits Question 40 English Option 4
GATE ECE Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12