For the components in the sequential circuit shown below, $t_{p d}$ is the propagation delay, $t_{\text {secup }}$ is the setup time and $t_{\text {hold }}$ is the hold time. The maximum clock frequency (rounded off to the nearest integer), at which the given circuit can operate reliably, is $\_\_\_\_$ MHz.
Your input ____
2
GATE ECE 2020
MCQ (Single Correct Answer)
+2
-0.67
The state diagram of a sequence detector is shown below. State $S_0$ is the initial state of the sequence detector. If the output is 1 , then
A
the sequence 01110 is detected.
B
the sequence 01001 is detected.
C
the sequence 01011 is detected.
D
the sequence 01010 is detected.
3
GATE ECE 2018
Numerical
+2
-0
In the circuit shown below, a positive edge-triggered D Flip-Flop is used for sampling input
data Din using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for
logic LOW levels. The data bit and clock periods are equal and the value of $${{\Delta T} \over {{T_{CK}}}}$$ = 0.15,
where the parameters $$\Delta T$$ and TCK are shown in the figure. Assume that the Flip-Flop and the
XOR gate are ideal.
If the probability of input data bit (Din) transition in each clock period is 0.3, the average
value (in volts, accurate to two decimal places) of the voltage at node X, is _______.
Your input ____
4
GATE ECE 2017 Set 2
Numerical
+2
-0
The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'Out'. The initial state of the FSM is S0.
If the input sequence is 10101101001101, starting with the left-most bit, then the number of times 'Out' will be 1 is __________.
