1
GATE ECE 2017 Set 2
+1
-0.3
An n-channel enhancement mode MOSFET is biased at VGS > VTH and VDS > (VGS - VTH), where VGS is the gate-to-source voltage, VDS is the drain-to-source voltage and VTH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a
A
voltage source with zero output impedance
B
voltage source with non-zero output impedance
C
current source with finite output impedance
D
current source with infinite output impedance
2
GATE ECE 2017 Set 2
Numerical
+1
-0
Consider an n-channel MOSFET having width W, length L, electron mobility in the channel $$\mu_n$$ and oxide capacitance per unit area $$C_{ox}$$. If gate-to-source voltage VGS=0.7 V, drain-to source voltage VDS=0.1V, $$\left(\mu_nC_{ox}\right)\;=\;100\;\mu A/V^2$$, threshold voltage VTH=0.3 V and (W/L) = 50, then the transconductance gm (in mA/V) is ___________.
3
GATE ECE 2017 Set 2
+1
-0.3
For the circuit shown in the figure, P and Q are the inputs and Y is the output. The logic implemented by the circuit is
A
XNOR
B
XOR
C
NOR
D
OR
4
GATE ECE 2016 Set 2
+1
-0.3
A long-channel NMOS transistor is biased in the linear region with VDS = 50 mV and is used as a resistance. Which one of the following statements is NOT correct?
A
If the device width W is increased, the resistance decreases.
B
If the threshold voltage is reduced, the resistance decreases.
C
If the device length L is increased, the resistance increases.
D
If VGS is increased, the resistance increases.
EXAM MAP
Medical
NEET
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
CBSE
Class 12