1
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
If X and Y are inputs and the Difference (D = X – Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?
A
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 1
B
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 2
C
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 3
D
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 4
2
GATE ECE 2010
MCQ (Single Correct Answer)
+2
-0.6
The Boolean function realized by the logic circuit shown is GATE ECE 2010 Digital Circuits - Combinational Circuits Question 25 English
A
F=∑m(0,1,3,5,9,10,14)
B
F=∑m(2,3,5,7,8,12,13)
C
F=∑m(1,2,4,5,11,14,15)
D
F=∑m(2,3,5,7,8,9,12)
3
GATE ECE 2009
MCQ (Single Correct Answer)
+2
-0.6
What are the minimum number of 2-to 1 multiplexers required to generate a 2-input AND gate and a 2-input EX-OR gate?
A
1 and 2
B
1 and 3
C
1 and 1
D
2 and 2
4
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
For the circuit shown in the following figure $${I_0}$$ - $${I_3}$$ are inputs to the 4:1 multiplexer R(MSB) and S are control bits. tHE OUTPUT Zcan be represented by GATE ECE 2008 Digital Circuits - Combinational Circuits Question 27 English
A
PQ+P$$\overline {Q\,} S + \,\overline {Q\,} \overline R \,\overline S $$
B
$$P\,\overline {Q\,} + PQ\,\overline R \, + \,\overline R \,\overline {Q\,} \,\overline S $$
C
$$P\,\overline {Q\,} \overline R + \overline P \,QR + PQRS + \overline {Q\,} \overline R \,\overline S $$
D
$$PQ\,\overline R + PQR\,\overline S + P\overline {Q\,} \overline R \,S + \overline {Q\,} \overline R \,\overline S $$
GATE ECE Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
CBSE
Class 12