PREVIOUS NEXT
1
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
If X and Y are inputs and the Difference (D = X โ€“ Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?
A
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 30 English Option 1
B
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 30 English Option 2
C
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 30 English Option 3
D
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 30 English Option 4
2
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
In the circuit shown, ๐‘Š๐‘Š and ๐‘Œ๐‘Œ are MSBs of the control inputs. The output ๐น๐น is given by GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 31 English
A
$$F = \,W\overline X + \overline W X + \overline Y \,\overline Z $$
B
$$F = \,W\overline X + \overline W X + \overline Y \,Z$$
C
$$F = \,W\overline X \,\overline Y + \overline W X\,\overline Y $$
D
$$F = \,(\overline W + \overline X )\,\,\overline Y \,\overline Z $$
3
GATE ECE 2010
MCQ (Single Correct Answer)
+2
-0.6
The Boolean function realized by the logic circuit shown is GATE ECE 2010 Digital Circuits - Combinational Circuits Question 32 English
A
F=โˆ‘m(0,1,3,5,9,10,14)
B
F=โˆ‘m(2,3,5,7,8,12,13)
C
F=โˆ‘m(1,2,4,5,11,14,15)
D
F=โˆ‘m(2,3,5,7,8,9,12)
4
GATE ECE 2009
MCQ (Single Correct Answer)
+2
-0.6
What are the minimum number of 2-to 1 multiplexers required to generate a 2-input AND gate and a 2-input EX-OR gate?
A
1 and 2
B
1 and 3
C
1 and 1
D
2 and 2
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Engineering Mathematics
Probability and Statistics Transform Theory Numerical Methods Calculus Differential Equations Linear Algebra Vector Calculus Complex Variable
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
Network Theory
Network Elements Sinusoidal Steady State Response Network Theorems Two Port Networks Network Graphs Transient Response State Equations For Networks Miscellaneous
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Antennas Waveguides Miscellaneous
Electronic Devices and VLSI
IC Basics and MOSFET PN Junction BJT and FET Semiconductor Physics
Digital Circuits
Sequential Circuits Number System and Code Convertions Logic Gates Combinational Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Representation of Continuous Time Signal Fourier Series Transmission of Signal Through Continuous Time LTI Systems Miscellaneous Sampling Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Discrete Time Signal Z Transform Transmission of Signal Through Discrete Time Lti Systems
Communications
Fundamentals of Information Theory Noise In Digital Communication Digital Communication Systems Random Signals and Noise Analog Communication Systems
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12