1
GATE ECE 2014 Set 4
MCQ (Single Correct Answer)
+2
-0.6
An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The output Y is given by GATE ECE 2014 Set 4 Digital Circuits - Combinational Circuits Question 22 English
A
Y= A$$\overline B \,C + A\overline C D$$
B
$$Y = \overline A BC + A\overline B D$$
C
$$Y = AB\overline C + \overline A CD$$
D
$$Y = \overline A \,\overline B D + A\overline B C$$
2
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
In the circuit shown, 𝑊𝑊 and 𝑌𝑌 are MSBs of the control inputs. The output 𝐹𝐹 is given by GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 24 English
A
$$F = \,W\overline X + \overline W X + \overline Y \,\overline Z $$
B
$$F = \,W\overline X + \overline W X + \overline Y \,Z$$
C
$$F = \,W\overline X \,\overline Y + \overline W X\,\overline Y $$
D
$$F = \,(\overline W + \overline X )\,\,\overline Y \,\overline Z $$
3
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
If X and Y are inputs and the Difference (D = X – Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?
A
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 1
B
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 2
C
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 3
D
GATE ECE 2014 Set 3 Digital Circuits - Combinational Circuits Question 23 English Option 4
4
GATE ECE 2010
MCQ (Single Correct Answer)
+2
-0.6
The Boolean function realized by the logic circuit shown is GATE ECE 2010 Digital Circuits - Combinational Circuits Question 25 English
A
F=∑m(0,1,3,5,9,10,14)
B
F=∑m(2,3,5,7,8,12,13)
C
F=∑m(1,2,4,5,11,14,15)
D
F=∑m(2,3,5,7,8,9,12)
GATE ECE Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12