PREVIOUS NEXT
1
GATE ECE 2024
MCQ (Single Correct Answer)
+2
-1.33

A 4-bit priority encoder has inputs $D_3, D_2, D_1,$ and $D_0$ in descending order of priority. The two-bit output $AB$ is generated as 00, 01, 10, and 11 corresponding to inputs $D_3, D_2, D_1,$ and $D_0$, respectively. The Boolean expression of the output bit $B$ is _______.

A

$\overline{D_3} ~\overline{D_2}$

B

$\overline{D_3} D_2 + \overline{D_3}~ \overline{D_1}$

C

${D_3} \overline{D_2} + \overline{D_3} D_1$

D
$D_3+\overline{D}_2 D_1$
2
GATE ECE 2024
MCQ (Single Correct Answer)
+2
-1.33

The propagation delay of the 2 x 1 MUX shown in the circuit is 10 ns. Consider the propagation delay of the inverter as 0 ns.

GATE ECE 2024 Digital Circuits - Combinational Circuits Question 5 English

If S is set to 1 then the output Y is _______.

A

a square wave of frequency 100 MHz

B

a square wave of frequency 50 MHz

C

constant at 0

D

constant at 1

3
GATE ECE 2018
MCQ (Single Correct Answer)
+2
-0.67
A four-variable Boolean function is realized using 4 $$ \times $$ 1 multiplexers as shown in the figure. GATE ECE 2018 Digital Circuits - Combinational Circuits Question 9 English
The minimized expression for F(U, V, W, X) is
A
$$\left( {UV + \overline U \overline V } \right)\overline W $$
B
$$\left( {UV + \overline U \overline V } \right)\left( {\overline W \overline X + \overline W X} \right)$$
C
$$\left( {U\overline V + \overline U V} \right)\overline W $$
D
$$\left( {U\overline V + \overline U V} \right)\left( {\overline W \overline X + \overline W X} \right)$$
4
GATE ECE 2017 Set 2
MCQ (Single Correct Answer)
+2
-0.6
A programmable logic array (PLA) is shown in the figure. GATE ECE 2017 Set 2 Digital Circuits - Combinational Circuits Question 23 English The Boolean function F implemented is
A
$$\overline P \,\overline {Q\,} R + \overline P QR + P\overline {Q\,} \overline R $$
B
$$(\overline P \, + \overline {Q\,} + \,R)(\overline P \, + Q + R) + (P + \overline P \, + \overline R )$$
C
$$\overline P \,\overline {Q\,} R + \overline P QR + P\overline {Q\,} \,\overline R $$
D
$$(\overline P + \,\overline {Q\,} \, + R)(\overline P + Q + R) + (P + \overline {Q\,} + R)$$
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Network Theory
Network Elements Sinusoidal Steady State Response Network Theorems Two Port Networks Network Graphs Transient Response State Equations For Networks Miscellaneous
Microprocessors
Instruction Set and Programming with 8085 Pin Details of 8085 and Interfacing with 8085
Signals and Systems
Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Representation of Continuous Time Signal Fourier Series Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Continuous Time Linear Invariant System Discrete Time Signal Z Transform Sampling
Electromagnetics
Waveguides Miscellaneous Antennas Transmission Lines Uniform Plane Waves Maxwell Equations
Digital Circuits
Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra Semiconductor Memories Number System and Code Convertions Logic Gates Combinational Circuits Sequential Circuits
Electronic Devices and VLSI
IC Basics and MOSFET PN Junction BJT and FET Semiconductor Physics
Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Communications
Analog Communication Systems Noise In Digital Communication Random Signals and Noise Fundamentals of Information Theory Digital Communication Systems
Engineering Mathematics
Probability and Statistics Linear Algebra Complex Variable Transform Theory Vector Calculus Differential Equations Calculus Numerical Methods
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12