1
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
A 2-bit binary multiplier can be implemented using
A
2 input AND gates only.
B
2 number of 2-input XOR gates and 6 number of 2-input AND gates.
C
Two 2-input NOR gates and one XNOR gate.
D
XOR gates and shift registers.
2
GATE ECE 1995
MCQ (Single Correct Answer)
+1
-0.3
The output of the circuit shown in figure is equal to GATE ECE 1995 Digital Circuits - Combinational Circuits Question 12 English
A
0
B
1
C
$$\overline A B + A\overline B $$
D
$$\left( {\overline {A \oplus B} } \right) \oplus \left( {\overline {A \oplus B} } \right)$$
3
GATE ECE 1992
MCQ (Single Correct Answer)
+1
-0.3
The logic realized by the circuit shown in figure is GATE ECE 1992 Digital Circuits - Combinational Circuits Question 13 English
A
F = A $$ \odot $$ C
B
F = A $$ \oplus $$ C
C
F = B $$ \odot $$ C
D
F = B $$ \oplus $$ C
4
GATE ECE 1990
MCQ (Single Correct Answer)
+1
-0.3
The minimum function that can detect a "divisible by 3" 8421 BCD code digit (representation is D8 D4 D2 D1) is given by:
A
$${D_8}\,{D_1}\, + {D_4}\,{D_2}\, + \,\overline {{D_8}} \,{D_2}\,{D_1}$$
B
$${D_8}\,{D_1}\, + {D_4}\,{D_2}\,\overline {{D_1}} \, + \,\overline {{D_4}} \,{D_2}{D_1} + \overline {{D_8}} \,\overline {{D_4}} \,\overline {{D_2}} \,\overline {{D_1}} \,$$
C
$${D_8}\,{D_1}\, + \,{D_4}\,{D_2}\, + \,\overline {{D_8}} \,\overline {{D_4}} \,\overline {{D_2}} \,\overline {{D_1}} \,$$
D
$${D_4}\,{D_2}\,\overline {{D_1}} \, + \,{D_4}\,{D_2}\,{D_1}\, + \,{D_8}\,\overline {{D_4}} \,{D_2}{D_1}$$
GATE ECE Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12