1
GATE ECE 2008
+2
-0.6
In the following circuit, the comparator output is logic “I” if V1 > V2 and is logic “0” otherwise. The D/A conversion is done as per the relation $${V_{DAC}} = \sum\limits_{n = 0}^3 {{2^{n - 1}}{b_n}\,\,} Volts,$$\$ where b3(MSB), b2, b1 and b0 (LSB) are the counter outputs.

The counter starts from the clear state. The magnitude of the error between VDAC and Vin at steady state in volts is

A
0.2
B
0.3
C
0.5
D
1
2
GATE ECE 2007
+2
-0.6
In the digital-to-Analog converter circuit shown in the figure below,
$${V_{R\,}}\, = \,10V$$ and $$R\, = \,10k\Omega$$ The current i is

A
$$31.25\,\mu {\rm A}$$
B
$$62.5\,\mu {\rm A}$$
C
$$125\,\mu {\rm A}$$
D
$$250\,\mu {\rm A}$$
3
GATE ECE 2007
+2
-0.6
In the digital-to-Analog converter circuit shown in the figure below,
$${V_{R\,}}\, = \,10V$$ and $$R\, = \,10k\Omega$$ The voltage V0 is

A
-0.781V
B
-1.562V
C
-3.125V
D
-6.250V
4
GATE ECE 2006
+2
-0.6
A 4-bit D/A converter is connected to a free-running 3-bit UP counter, as shown in the following figure. Which of the following waveforms will be observed at V0=? In the figure shown above, the ground has been shown by the symbol $$\nabla$$

A B C D GATE ECE Subjects
Network Theory
Control Systems
Electronic Devices and VLSI
Analog Circuits
Digital Circuits
Microprocessors
Signals and Systems
Communications
Electromagnetics
General Aptitude
Engineering Mathematics
EXAM MAP
Joint Entrance Examination