ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
The parallel $$RLC$$ circuit shown in figure is in resonance. In this circuit GATE ECE 1998 Network Theory - Sinusoidal Steady State Response Question 43 English
A
$$\left| {{{\rm I}_R}} \right| < 1m{\rm A}$$
B
$$\left| {{{\rm I}_R} + {{\rm I}_L}} \right| > 1m{\rm A}$$
C
$$\left| {{{\rm I}_R} + {{\rm I}_C}} \right| < 1m{\rm A}$$
D
$$\left| {{{\rm I}_L} + {{\rm I}_C}} \right| > 1m{\rm A}$$
2
GATE ECE 1996
MCQ (Single Correct Answer)
+1
-0.3
In the circuit of Fig., assume that the diodes are ideal and the meter is an average indicating ammeter. The ammeter will read GATE ECE 1996 Network Theory - Sinusoidal Steady State Response Question 44 English
A
$$0.4\sqrt 2 \,\,m{\rm A}$$
B
$$0.4\,\,m{\rm A}$$
C
$${{0.8} \over \pi }\,\,m{\rm A}$$
D
$${{0.4} \over \pi }\,\,m{\rm A}$$
3
GATE ECE 1996
MCQ (Single Correct Answer)
+1
-0.3
In Fig., A1, A2 and A3 are ideal ammeters. If A2 and A3 read 3 A and 4 A respectively, then A1 should read GATE ECE 1996 Network Theory - Sinusoidal Steady State Response Question 45 English
A
$$1$$ $$A$$
B
$$5$$ $$A$$
C
$$7$$ $$A$$
D
None of the above
4
GATE ECE 1995
MCQ (Single Correct Answer)
+1
-0.3
A DC voltage source is connected across a series R-L-C circuit. Under steady-state conditions, the applied DC voltage drops entirely across the
A
R only
B
L only
C
C only
D
R and L combination
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Signal Flow Graph and Block Diagram Time Response Analysis Compensators Basic of Control Systems Frequency Response Analysis Stability Root Locus Diagram State Space Analysis
Digital Circuits
Number System and Code Convertions Boolean Algebra Logic Gates Combinational Circuits Sequential Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Electronic Devices and VLSI
PN Junction Semiconductor Physics IC Basics and MOSFET BJT and FET
Analog Circuits
Diodes Bipolar Junction Transistor Frequency Response FET and MOSFET Oscillators Operational Amplifier Feedback Amplifier Power Amplifier 555 Timer
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Fundamentals of Information Theory Noise In Digital Communication Analog Communication Systems Digital Communication Systems Random Signals and Noise
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedMHT CETBITSATCOMEDKWB JEEKCETVITEEEAP EAPCETTS EAMCETIAT (IISER)
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12