ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 2004
MCQ (Single Correct Answer)
+1
-0.3
The circuit shown in figure, with $$R = 1/3\Omega $$, $$L = 1/4H$$, $$C = 3F$$ has input voltage $$v\left( t \right) = \sin \,2t$$. The resulting current $$i(t)$$ is GATE ECE 2004 Network Theory - Sinusoidal Steady State Response Question 42 English
A
$$5\,\sin \left( {2t + {{53.1}^0}} \right)$$
B
$$5\,\sin \left( {2t - {{53.1}^0}} \right)$$
C
$$25\,\sin \left( {2t + {{53.1}^0}} \right)$$
D
$$25\,\sin \left( {2t - {{53.1}^0}} \right)$$
2
GATE ECE 2003
MCQ (Single Correct Answer)
+1
-0.3
A series RLC circuit has a resonance frequency of 1 kHz and a quality factor Q = 100. If each R, L and C is doubled from its original value, the new Q of the circuit is
A
25
B
50
C
100
D
200
3
GATE ECE 2000
MCQ (Single Correct Answer)
+1
-0.3
The circuit of Fig. represents a GATE ECE 2000 Network Theory - Sinusoidal Steady State Response Question 67 English
A
Low pass filter
B
High pass filter
C
Band pass filter
D
Band reject filter
4
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
The parallel $$RLC$$ circuit shown in figure is in resonance. In this circuit GATE ECE 1998 Network Theory - Sinusoidal Steady State Response Question 43 English
A
$$\left| {{{\rm I}_R}} \right| < 1m{\rm A}$$
B
$$\left| {{{\rm I}_R} + {{\rm I}_L}} \right| > 1m{\rm A}$$
C
$$\left| {{{\rm I}_R} + {{\rm I}_C}} \right| < 1m{\rm A}$$
D
$$\left| {{{\rm I}_L} + {{\rm I}_C}} \right| > 1m{\rm A}$$
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Waveguides Antennas Miscellaneous Transmission Lines Maxwell Equations Uniform Plane Waves
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedMHT CETBITSATCOMEDKWB JEEKCETVITEEEAP EAPCETTS EAMCETIAT (IISER)
Medical
NEETAIIMSMHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12