ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 2011
MCQ (Single Correct Answer)
+1
-0.3
The output Y in the circuit below is always ‘1’ when GATE ECE 2011 Digital Circuits - Logic Gates Question 22 English
A
two or more of the inputs P, Q, R are ‘0’
B
two or more of the inputs P, Q, R are ‘1
C
any odd number of the inputs P, Q, R is ‘0’
D
any odd number of the inputs P, Q, R is ‘1’
2
GATE ECE 2010
MCQ (Single Correct Answer)
+1
-0.3
Match the logic gates in column A with their equivalents in column B. GATE ECE 2010 Digital Circuits - Logic Gates Question 24 English
A
P-2, Q-4, R-1, S-3
B
P-4, Q-2, R-1, S-3
C
P-2, Q-4, R-3, S-1
D
P-4, Q-2, R-3, S-1
3
GATE ECE 2010
MCQ (Single Correct Answer)
+1
-0.3
For the output F to be 1 in the logic circuit shown, the input combination should be GATE ECE 2010 Digital Circuits - Logic Gates Question 23 English
A
A = 1, B= 1. C = 0
B
A = 1, B= 0,C = 0
C
A = 0, B= 1. C = 0
D
A = 0, B= 0, C = 1
4
GATE ECE 2002
MCQ (Single Correct Answer)
+1
-0.3
If the input to the digital circuit (in the figure) consisting of a cascade of 20 XOR-gates is X then the output Y is equal to

GATE ECE 2002 Digital Circuits - Logic Gates Question 25 English
A
O
B
1
C
$$\overline X $$
D
X
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Discrete Time Signal Fourier Series Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Transmission of Signal Through Continuous Time LTI Systems Discrete Time Linear Time Invariant Systems Sampling Continuous Time Signal Laplace Transform Discrete Fourier Transform and Fast Fourier Transform Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Fourier Transform
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Signal Flow Graph and Block Diagram Time Response Analysis Compensators Basic of Control Systems Frequency Response Analysis Stability Root Locus Diagram State Space Analysis
Digital Circuits
Number System and Code Convertions Boolean Algebra Logic Gates Combinational Circuits Sequential Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters
General Aptitude
Numerical Ability Logical Reasoning Verbal Ability
Electronic Devices and VLSI
PN Junction Semiconductor Physics IC Basics and MOSFET BJT and FET
Analog Circuits
Diodes Bipolar Junction Transistor Frequency Response FET and MOSFET Oscillators Operational Amplifier Feedback Amplifier Power Amplifier 555 Timer
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCET
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12