PREVIOUS NEXT
1
GATE ECE 2014 Set 1
Numerical
+2
-0
In the voltage regulator circuit shown in the figure, the op - amp is ideal. The BJT has VBE = 0.7 V and $$\beta $$ = 100, and the Zener voltage is 4.7 V. For a regulated output of 9 V, the value of R (in $$\Omega $$) is ______ GATE ECE 2014 Set 1 Analog Circuits - Operational Amplifier Question 41 English
Your input ____
2
GATE ECE 2014 Set 3
MCQ (Single Correct Answer)
+2
-0.6
Assuming that the Op-amp in the circuit shown is ideal, V0 is given by GATE ECE 2014 Set 3 Analog Circuits - Operational Amplifier Question 39 English
A
$${5 \over 2}{V_1} - 3{V_2}$$
B
$$2{V_1} - {5 \over 2}{V_2}$$
C
$$ - {3 \over 2}{V_1} + {7 \over 2}{V_2}$$
D
$$ - 3{V_1} + {{11} \over 2}{V_2}$$
3
GATE ECE 2013
MCQ (Single Correct Answer)
+2
-0.6
In the circuit shown below the op-amps are ideal. Then Vout in Volts is GATE ECE 2013 Analog Circuits - Operational Amplifier Question 42 English
A
4
B
6
C
8
D
10
4
GATE ECE 2012
MCQ (Single Correct Answer)
+2
-0.6
The circuit shown is a GATE ECE 2012 Analog Circuits - Operational Amplifier Question 43 English
A
low pass filter with
$${f_3}dB = \,{1 \over {\left( {{R_1} + {R_2}} \right)C}}rad/s$$
B
high pass filter with
$${f_3}dB = \,{1 \over {{R_1}C}}rad/s$$
C
low pass filter with
$${f_3}dB = {1 \over {{R_1}C}}rad/s$$
D
high pass filter with
$${f_3}dB = {1 \over {\left( {{R_1} + {R_2}} \right)C}}rad/s$$
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Network Theory
Network Elements State Equations For Networks Network Graphs Miscellaneous Sinusoidal Steady State Response Network Theorems Two Port Networks Transient Response
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Representation of Continuous Time Signal Fourier Series Transmission of Signal Through Continuous Time LTI Systems Miscellaneous Sampling Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Discrete Time Signal Z Transform Transmission of Signal Through Discrete Time Lti Systems
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Antennas Waveguides Miscellaneous
Digital Circuits
Sequential Circuits Number System and Code Convertions Logic Gates Combinational Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra
Electronic Devices and VLSI
IC Basics and MOSFET PN Junction BJT and FET Semiconductor Physics
Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Communications
Fundamentals of Information Theory Noise In Digital Communication Digital Communication Systems Random Signals and Noise Analog Communication Systems
Engineering Mathematics
Probability and Statistics Linear Algebra Complex Variable Transform Theory Vector Calculus Differential Equations Calculus Numerical Methods
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12