ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 2005
MCQ (Single Correct Answer)
+2
-0.6
Given the ideal operational amplifier circuit shown in figure, indicate the correct transfer characteristics assuming ideal diodes with zero cut-in voltage. GATE ECE 2005 Analog Circuits - Operational Amplifier Question 43 English
A
GATE ECE 2005 Analog Circuits - Operational Amplifier Question 43 English Option 1
B
GATE ECE 2005 Analog Circuits - Operational Amplifier Question 43 English Option 2
C
GATE ECE 2005 Analog Circuits - Operational Amplifier Question 43 English Option 3
D
GATE ECE 2005 Analog Circuits - Operational Amplifier Question 43 English Option 4
2
GATE ECE 2004
MCQ (Single Correct Answer)
+2
-0.6
In the op-amp circuit given in the figure, the load current iL is GATE ECE 2004 Analog Circuits - Operational Amplifier Question 47 English
A
$$ - {{{V_s}} \over {{R_2}}}$$
B
$$ {{{V_s}} \over {{R_2}}}$$
C
$${{{V_s}} \over {{R_L}}}$$
D
$${{{V_s}} \over {{R_1}}}$$
3
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
If the Op-Amp in the figure is ideal, the output voltage Vout will equal to GATE ECE 2003 Analog Circuits - Operational Amplifier Question 50 English
A
1 V
B
6 V
C
14 V
D
17 V
4
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
The output voltage of the Regulated power supply shown in the figure is GATE ECE 2003 Analog Circuits - Operational Amplifier Question 51 English
A
3 V
B
6 V
C
9 V
D
12 V
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
Network Elements Network Theorems Transient Response Sinusoidal Steady State Response Two Port Networks Network Graphs State Equations For Networks Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Probability and Statistics Differential Equations Complex Variable Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCETTS EAMCETIAT (IISER)
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12