1
GATE ECE 2014 Set 1
MCQ (Single Correct Answer)
+2
-0.6
The output F in the digital logic circuit shown in the figure is GATE ECE 2014 Set 1 Digital Circuits - Logic Gates Question 11 English
A
$$F\, = \overline X YZ + X\overline Y Z$$
B
$$F\, = \overline X YZ + X\overline Y Z$$
C
$$F\, = \,\overline X \overline Y Z + XYZ$$
D
$$F\, = \,\overline X \overline Y \overline {Z + } XYZ$$
2
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
Which of the follwing Boolean expression correctly represents the relation between P, Q, R and M1?

GATE ECE 2008 Digital Circuits - Logic Gates Question 12 English
A
M1=(P OR Q) XOR R
B
M1=(P AND Q) XOR R
C
M1=(P NOR Q) XOR R
D
M1=(P XOR Q) XOR R
3
GATE ECE 2002
MCQ (Single Correct Answer)
+2
-0.6
The gates G1 and G2 in figure have propagation delays of 10nsec and 20nsec respectively. If the input Vi makes an abrupt change from logic 0 to 1 at time t = t0, then the output waveform V0 is

GATE ECE 2002 Digital Circuits - Logic Gates Question 13 English
A
GATE ECE 2002 Digital Circuits - Logic Gates Question 13 English Option 1
B
GATE ECE 2002 Digital Circuits - Logic Gates Question 13 English Option 2
C
GATE ECE 2002 Digital Circuits - Logic Gates Question 13 English Option 3
D
GATE ECE 2002 Digital Circuits - Logic Gates Question 13 English Option 4
4
GATE ECE 2001
MCQ (Single Correct Answer)
+2
-0.6
In the figure the LED GATE ECE 2001 Digital Circuits - Logic Gates Question 14 English
A
emits light when both S1 and S2 are closed.
B
emits light when both S1 and S2 are open.
C
emits light when only S1 or S2 is closed.
D
does not emit light, irrespective of the switch positions.
GATE ECE Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12