PREVIOUS NEXT
1
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
The logic function implemented by the following circuit at the terminal OUT is GATE ECE 2008 Digital Circuits - Logic Families Question 3 English
A
P NOR Q
B
P NAND Q
C
P OR Q
D
P AND Q
2
GATE ECE 2007
MCQ (Single Correct Answer)
+2
-0.6
The circuit diagram of a standard TTL NOT gate is shown in the figure. When $${V_i}$$= 2.5V, the modes of operation of the transistors will be: GATE ECE 2007 Digital Circuits - Logic Families Question 2 English
A

$${Q_1}$$ :reverse active

$${Q_2}$$; normal active

$${Q_3}$$; :saturation;

$${Q_4}$$ :cut-off

B

$${Q_1}$$ :reverse active

$${Q_2}$$: saturation

$${Q_3}$$: saturation

$${Q_4}$$ : cut-off

C

$${Q_1}$$ : normal active

$${Q_2}$$; cut-off

$${Q_3}$$; cut-off

$${Q_4}$$ : saturation

D

$${Q_1}$$ : :saturation

$${Q_2}$$: :saturation

$${Q_3}$$ :saturation

$${Q_4}$$ : normal active

3
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
The DTL, TTL, ECL and CMOS families of digital ICs are compared in the following 4 columns GATE ECE 2003 Digital Circuits - Logic Families Question 4 English
A
P
B
Q
C
R
D
S
4
GATE ECE 1994
True or False
+2
-0
In the output stage of a standard TTL, we have a diode between the emitter of the pull up transistor and the collector of the pull-down transistor. The purpose of this diode is to isolate the output node from the power supply $${V_{cc}}$$.
A
TRUE
B
FALSE
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Network Theory
Network Elements State Equations For Networks Network Graphs Miscellaneous Sinusoidal Steady State Response Network Theorems Two Port Networks Transient Response
Microprocessors
Instruction Set and Programming with 8085 Pin Details of 8085 and Interfacing with 8085
Signals and Systems
Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Representation of Continuous Time Signal Fourier Series Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Continuous Time Linear Invariant System Discrete Time Signal Z Transform Sampling
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Antennas Waveguides Miscellaneous
Digital Circuits
Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra Semiconductor Memories Number System and Code Convertions Logic Gates Combinational Circuits Sequential Circuits
Electronic Devices and VLSI
PN Junction Semiconductor Physics IC Basics and MOSFET BJT and FET
Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Communications
Fundamentals of Information Theory Noise In Digital Communication Digital Communication Systems Random Signals and Noise Analog Communication Systems
Engineering Mathematics
Probability and Statistics Transform Theory Numerical Methods Calculus Differential Equations Linear Algebra Vector Calculus Complex Variable
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12