ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 2005
MCQ (Single Correct Answer)
+2
-0.6
For an n-channel MOSFET and its transfer curve shown in the figure, the threshold voltage is GATE ECE 2005 Analog Circuits - FET and MOSFET Question 15 English 1 GATE ECE 2005 Analog Circuits - FET and MOSFET Question 15 English 2
A
1 V and the device is in active region
B
-1 V and the device is in saturation region.
C
1 V and the device is in saturation region.
D
-1 V and the device is in active region.
2
GATE ECE 2003
MCQ (Single Correct Answer)
+2
-0.6
The action of a JFET in its equivalent circuit can be best represented as a
A
current controlled current source
B
current controlled voltage source
C
voltage controlled voltage source
D
voltage controlled current source
3
GATE ECE 2002
MCQ (Single Correct Answer)
+2
-0.6
Consider the following statements in connection with the CMOS inverter in the Figure. Where both the MOSFETS are of enhancement type and both have a threshold voltage of 2V.

Statement 1: T1 conducts when Vi $$ \ge \,2\,V$$.
Statement 2: T1 is always in saturation when $${V_0}\, = \,0\,V$$.

Which of the following is correct?

GATE ECE 2002 Analog Circuits - FET and MOSFET Question 20 English
A
only Statement 1 is true
B
Only Statement 2 is true
C
Both the statements are true
D
Both the statements are FALSE
4
GATE ECE 1992
MCQ (Single Correct Answer)
+2
-0.6
An n-channel JFET has a pinch-off voltage of Vp = -5V. VDS(max) = 20V and gm = 2mA/V. The minimum 'ON' resistance is achieved in the JFET for
A
$${V_{GS}} = -7V$$ and $${V_{DS}} = 0V$$
B
$${V_{GS}} = 7V$$ and $${V_{DS}} = 0V$$
C
$${V_{GS}} = 0V$$ and $${V_{DS}} = 20V$$
D
$${V_{GS}} = -7V$$ and $${V_{DS}} = 20V$$
PREVIOUS NEXT
GATE ECE Subjects
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Digital Circuits
Number System and Code Convertions Boolean Algebra Logic Gates Combinational Circuits Sequential Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Representation of Continuous Time Signal Fourier Series Discrete Time Signal Fourier Series Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Transmission of Signal Through Continuous Time LTI Systems Discrete Time Linear Time Invariant Systems Sampling Continuous Time Signal Laplace Transform Discrete Fourier Transform and Fast Fourier Transform Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Fourier Transform
Communications
Fundamentals of Information Theory Noise In Digital Communication Analog Communication Systems Digital Communication Systems Random Signals and Noise
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
General Aptitude
Numerical Ability Logical Reasoning Verbal Ability
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCET
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12