1
GATE ECE 2005
MCQ (Single Correct Answer)
+2
-0.6
What memory address range is NOT represented by chip 1 and chip 2 in figure? A0 to A15 in this figure are the address lines and CS means Chip Select. GATE ECE 2005 Microprocessors - Pin Details of 8085 and Interfacing with 8085 Question 12 English
A
0100H - 02FFH
B
1500H - 16FFH
C
F900H - FAFFH
D
F800H – F9FFH
2
GATE ECE 2004
MCQ (Single Correct Answer)
+2
-0.6
The 8255 Programmable Peripheral Interface is used as described below.

I. An A/D converter is interfaced to a microprocessor through an 8255. the conversion is initiated by a signal from the 8255 on Port C. A signal on Port C causes data to be strobed into Port A.

II. Two computers exchange data using a pair of 8255s. Port A works as a bidirectional data port supported by appropriate handshaking signals.

The appropriate modes of operation of the 8255 for I and II would be
A
Mode 0 for I and Mode 1 for II
B
Mode 1 for I and Mode 2 for II
C
Mode 2 for I and Mode 0 for II
D
Mode 2 for I and Mode 1 for II
3
GATE ECE 2001
MCQ (Single Correct Answer)
+2
-0.6
An 8085 microprocessor based system uses a 4K × 8-bit RAM whose starting address is AA00H. The address of the last byte in this RAM is
A
AFFFH
B
B9FFH
C
BFFFH
D
A9FFH
GATE ECE Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12