PREVIOUS NEXT
1
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
The decoding circuit shown below has been used to generate the active low chip select signal for a microprocessor peripheral. (The address lines are designated as $${A_0}$$ to $${A_7}$$ for I-O address) GATE ECE 1997 Microprocessors - Pin Details of 8085 and Interfacing with 8085 Question 4 English
A
60 H to H
B
A 4 H to A7 H
C
50 H to AF H
D
70 H to 73 H
2
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
In an 8085$$\mu$$P system, the RST instruction will cause an interrupt
A
only if an interrupt service routine is not being executed
B
only if a bit in the interrupt mask is made 0
C
only if interrupts have been enabled by an EI instruction
D
None of the above
3
GATE ECE 1995
MCQ (Single Correct Answer)
+1
-0.3
In a microprocessor, when a CPU is interrupted, it
A
Stops execution of instructions.
B
Acknowledges interrupt and branches of subroutine.
C
Acknowledges interrupt and continues.
D
Acknowledges interrupt and waits for the next instrution from the interrupting device.
4
GATE ECE 1993
MCQ (Single Correct Answer)
+1
-0.3
In a microcomputer, wait states are used to
A
make the processor wait during a DMA operation
B
make the processor wait during an interrupt processing
C
make the processor wait during a power shutdown
D
interface slow peripherals to the processor
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Engineering Mathematics
Probability and Statistics Linear Algebra Complex Variable Transform Theory Vector Calculus Differential Equations Calculus Numerical Methods
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
Network Theory
Network Elements State Equations For Networks Network Graphs Miscellaneous Sinusoidal Steady State Response Network Theorems Two Port Networks Transient Response
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Antennas Waveguides Miscellaneous
Electronic Devices and VLSI
IC Basics and MOSFET PN Junction BJT and FET Semiconductor Physics
Digital Circuits
Sequential Circuits Number System and Code Convertions Logic Gates Combinational Circuits Semiconductor Memories Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Representation of Continuous Time Signal Fourier Series Transmission of Signal Through Continuous Time LTI Systems Miscellaneous Sampling Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Discrete Time Signal Z Transform Transmission of Signal Through Discrete Time Lti Systems
Communications
Fundamentals of Information Theory Noise In Digital Communication Digital Communication Systems Random Signals and Noise Analog Communication Systems
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12