ExamSIDE
Questions
PREVIOUS NEXT
1
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
The decoding circuit shown below has been used to generate the active low chip select signal for a microprocessor peripheral. (The address lines are designated as $${A_0}$$ to $${A_7}$$ for I-O address) GATE ECE 1997 Microprocessors - Pin Details of 8085 and Interfacing with 8085 Question 3 English
A
60 H to H
B
A 4 H to A7 H
C
50 H to AF H
D
70 H to 73 H
2
GATE ECE 1995
MCQ (Single Correct Answer)
+1
-0.3
In a microprocessor, when a CPU is interrupted, it
A
Stops execution of instructions.
B
Acknowledges interrupt and branches of subroutine.
C
Acknowledges interrupt and continues.
D
Acknowledges interrupt and waits for the next instrution from the interrupting device.
3
GATE ECE 1993
MCQ (Single Correct Answer)
+1
-0.3
In a microcomputer, wait states are used to
A
make the processor wait during a DMA operation
B
make the processor wait during an interrupt processing
C
make the processor wait during a power shutdown
D
interface slow peripherals to the processor
4
GATE ECE 1992
MCQ (More than One Correct Answer)
+1
-0.3
In an 8085 microprocessor system with memory mapped I/O,
A
I/O devices have 16 bit addresses
B
I/O devices are accessed using IN and OUT instructions
C
there can be a maximum of 256 input devices and 256 output devices
D
arithmetic and logic operations can be directly performed with the I/O data.
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Signal Flow Graph and Block Diagram Time Response Analysis Compensators Basic of Control Systems Frequency Response Analysis Stability Root Locus Diagram State Space Analysis
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
General Aptitude
Numerical Ability Verbal Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Diodes Bipolar Junction Transistor Frequency Response FET and MOSFET Oscillators Operational Amplifier Feedback Amplifier Power Amplifier 555 Timer
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
Microprocessors
Instruction Set and Programming with 8085 Pin Details of 8085 and Interfacing with 8085
Communications
Fundamentals of Information Theory Noise In Digital Communication Analog Communication Systems Digital Communication Systems Random Signals and Noise
Electromagnetics
Waveguides Antennas Miscellaneous Transmission Lines Maxwell Equations Uniform Plane Waves
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSAT
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN