1
GATE ECE 1988
MCQ (Single Correct Answer)
+1
-0.3
A 8bit $$\mu $$p has 16bit address bus. A 1KB memory chip is interfaced to processor as shown ib figure. The address range for the chip is _____________. GATE ECE 1988 Microprocessors - Pin Details of 8085 and Interfacing with 8085 Question 1 English
A
F000FH - F40EH
B
F100H - F4FFH
C
F000H - F3FFH
D
F700H - FAFFH
2
GATE ECE 1988
MCQ (Single Correct Answer)
+1
-0.3
A microprocessor with a 16-bit address bus is used in a linear memory selection configuration (i.e. Address bus lines are directly used as chip selects of memory chips) with 4 memory chips. The maximum addressable memory space is
A
64k
B
16k
C
8k
D
4k
3
GATE ECE 1988
MCQ (Single Correct Answer)
+1
-0.3
For a microprocessor system using I/O-mapped I/O the following statement(s) is NOT true
A
Memory space available is greater.
B
Not all data tranfer instructions are available
C
I/O and Memory address spaces are distinct.
D
I/O address space is greater.
GATE ECE Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12