PREVIOUS NEXT
1
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
An I/O processor control the flow of information between
A
cache memory and I/O devices
B
main memory and I/O devices
C
two I/O devices
D
cache and main memories
2
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
The decoding circuit shown below has been used to generate the active low chip select signal for a microprocessor peripheral. (The address lines are designated as $${A_0}$$ to $${A_7}$$ for I-O address) GATE ECE 1997 Microprocessors - Pin Details of 8085 and Interfacing with 8085 Question 4 English
A
60 H to H
B
A 4 H to A7 H
C
50 H to AF H
D
70 H to 73 H
3
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
In an 8085$$\mu$$P system, the RST instruction will cause an interrupt
A
only if an interrupt service routine is not being executed
B
only if a bit in the interrupt mask is made 0
C
only if interrupts have been enabled by an EI instruction
D
None of the above
4
GATE ECE 1995
MCQ (Single Correct Answer)
+1
-0.3
In a microprocessor, when a CPU is interrupted, it
A
Stops execution of instructions.
B
Acknowledges interrupt and branches of subroutine.
C
Acknowledges interrupt and continues.
D
Acknowledges interrupt and waits for the next instrution from the interrupting device.
PREVIOUS NEXT

GATE ECE Subjects

Browse all chapters by subject

Control Systems
Time Response Analysis Signal Flow Graph and Block Diagram State Space Analysis Basic of Control Systems Compensators Root Locus Diagram Stability Frequency Response Analysis
Engineering Mathematics
Probability and Statistics Transform Theory Numerical Methods Calculus Differential Equations Linear Algebra Vector Calculus Complex Variable
Analog Circuits
Frequency Response Operational Amplifier Power Amplifier Diodes Oscillators Feedback Amplifier 555 Timer Bipolar Junction Transistor FET and MOSFET
Network Theory
Network Elements State Equations For Networks Network Graphs Miscellaneous Sinusoidal Steady State Response Network Theorems Two Port Networks Transient Response
Electromagnetics
Waveguides Miscellaneous Antennas Transmission Lines Uniform Plane Waves Maxwell Equations
Electronic Devices and VLSI
PN Junction Semiconductor Physics IC Basics and MOSFET BJT and FET
Digital Circuits
Logic Families Analog to Digital and Digital to Analog Converters Boolean Algebra Semiconductor Memories Number System and Code Convertions Logic Gates Combinational Circuits Sequential Circuits
Microprocessors
Instruction Set and Programming with 8085 Pin Details of 8085 and Interfacing with 8085
Signals and Systems
Discrete Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Representation of Continuous Time Signal Fourier Series Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Continuous Time Linear Invariant System Discrete Time Signal Z Transform Sampling
Communications
Analog Communication Systems Noise In Digital Communication Random Signals and Noise Fundamentals of Information Theory Digital Communication Systems
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12