1
GATE ECE 2015 Set 3
Numerical
+1
-0
In the circuit shown, assume that diodes D1 and D2 are ideal. In the steady-state condition the average voltage Vab (in Volts) across the 0.5 μF capacitor is _____. GATE ECE 2015 Set 3 Analog Circuits - Diodes Question 14 English
Your input ____
2
GATE ECE 2014 Set 4
MCQ (Single Correct Answer)
+1
-0.3
For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
A
Droop rate decreases and acquisition time decreases
B
Droop rate decreases and acquisition time increases
C
Droop rate increases and acquisition time decreases
D
Droop rate increases and acquisition time increases
3
GATE ECE 2014 Set 3
Numerical
+1
-0
The figure shows a half-wave rectifier. The diode D is ideal. The average steady-state current (in Amperes) through the diode is approximately ____________. GATE ECE 2014 Set 3 Analog Circuits - Diodes Question 16 English
Your input ____
4
GATE ECE 2012
MCQ (Single Correct Answer)
+1
-0.3
The diodes and capacitors in the circuit shown are ideal. The voltage v(t) across the diode D1 is GATE ECE 2012 Analog Circuits - Diodes Question 17 English
A
cos (ωt) − 1
B
sin (ωt)
C
1 - cos (ωt)
D
1 - sin (ωt)
GATE ECE Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12