1
GATE ECE 2014 Set 2
Numerical
+1
-0
A cascade connection of two voltage amplifiers A1 and A2 is shown in the figure. The open-loop gain Av0, input resistance Rin, and output resistance R0 for A1 and A2 are as follows:
A1: Av0 = 10,Rin = 10 kΩ ,R0 =1 kΩ
A2 : Av0 = 5,Rin = 5 kΩ , R0 = 200 Ω
The approximate overall voltage gain $$\frac{{\mathrm V}_\mathrm{out}}{{\mathrm V}_\mathrm{in}}$$ is ______. 2
GATE ECE 2012
+1
-0.3
The current ib through the base of a silicon npn transistor is $$1\;+\;0.1\;\cos\left(10000\;\mathrm\pi\;\mathrm t\right)$$ mA . At 300 K, the $$r_\mathrm\pi$$ in the small signal model of the transistor is A
$$250\;\Omega$$
B
$$27.5\;\Omega$$
C
$$25\;\Omega$$
D
$$22.5\;\Omega$$
3
GATE ECE 2011
+1
-0.3
In the circuit shown below, capacitors C1 and C2 are very large and are shorts at the input frequency. Vi is a small signal input. The gain magnitude $$\left|\frac{{\mathrm V}_0}{{\mathrm V}_\mathrm i}\right|$$ at 10 Mrad/s is A
maximum
B
minimum
C
unity
D
zero
4
GATE ECE 2010
+1
-0.3
In the silicon BJT circuit shown below, assume that the emitter area of transistor Q1 is half that of transistor Q2.The value of current I0 is approximately A
0.5 mA
B
2 mA
C
9.3 mA
D
15 mA
GATE ECE Subjects
Network Theory
Control Systems
Electronic Devices and VLSI
Analog Circuits
Digital Circuits
Microprocessors
Signals and Systems
Communications
Electromagnetics
General Aptitude
Engineering Mathematics
EXAM MAP
Joint Entrance Examination