1
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
In the following circuit, the comparator output is logic “I” if V1 > V2 and is logic “0” otherwise. The D/A conversion is done as per the relation $$${V_{DAC}} = \sum\limits_{n = 0}^3 {{2^{n - 1}}{b_n}\,\,} Volts,$$$ where b3(MSB), b2, b1 and b0 (LSB) are the counter outputs.

The counter starts from the clear state.

GATE ECE 2008 Digital Circuits - Analog to Digital and Digital to Analog Converters Question 5 English

The stable reading of the LED display is

A
06
B
07
C
12
D
13
2
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
The logic function implemented by the following circuit at the terminal OUT is GATE ECE 2008 Digital Circuits - Logic Families Question 3 English
A
P NOR Q
B
P NAND Q
C
P OR Q
D
P AND Q
3
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
For each of the positive edge-triggered J-K flip flop used in the following future, the propagation delay is $$\Delta $$T GATE ECE 2008 Digital Circuits - Sequential Circuits Question 39 English

Which of the following waveforms correctly represents the output at Q1?

A
GATE ECE 2008 Digital Circuits - Sequential Circuits Question 39 English Option 1
B
GATE ECE 2008 Digital Circuits - Sequential Circuits Question 39 English Option 2
C
GATE ECE 2008 Digital Circuits - Sequential Circuits Question 39 English Option 3
D
GATE ECE 2008 Digital Circuits - Sequential Circuits Question 39 English Option 4
4
GATE ECE 2008
MCQ (Single Correct Answer)
+2
-0.6
Which of the follwing Boolean expression correctly represents the relation between P, Q, R and M1?

GATE ECE 2008 Digital Circuits - Logic Gates Question 12 English
A
M1=(P OR Q) XOR R
B
M1=(P AND Q) XOR R
C
M1=(P NOR Q) XOR R
D
M1=(P XOR Q) XOR R
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12