ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS NEXT
1
GATE ECE 1999
MCQ (Single Correct Answer)
+2
-0.6

The Thevenin equivalent voltage VTH appearing between the terminals A and B of the network shown in Fig. is given by

GATE ECE 1999 Network Theory - Network Theorems Question 31 English
A
j16(3 - j4) V
B
j16(3 + j4) V
C
16(3 + j4) V
D
16(3 - j4) V
2
GATE ECE 1999
MCQ (Single Correct Answer)
+2
-0.6

The value of R (in ohms) required for maximum power transfer in the network shown in Fig. is

GATE ECE 1999 Network Theory - Network Theorems Question 30 English
A
2
B
4
C
8
D
16
3
GATE ECE 1993
Numerical
+2
-0
In the circuit of figure, when switch S1 is closed, the ideal ammeter M1 reads 5A. What will be ideal voltmeter M2 read when S1 is kept open? (The value of E is not specified). GATE ECE 1993 Network Theory - Network Theorems Question 6 English
Your input ____
4
GATE ECE 1989
MCQ (Single Correct Answer)
+2
-0.6

In the circuit of figure, the power dissipated in the register R is 1W when only source '1' is present and '2' replaced by a short.The power dissipated in the same registor R is 4W when only source '2' is present and '1' is replaced by a short.When both the source '1' and '2' are present, the power dissipated in R will be:

GATE ECE 1989 Network Theory - Network Theorems Question 33 English
A
1 W
B
3 W
C
4 W
D
5 W
PREVIOUS NEXT
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Discrete Time Signal Fourier Series Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Transmission of Signal Through Continuous Time LTI Systems Discrete Time Linear Time Invariant Systems Sampling Continuous Time Signal Laplace Transform Discrete Fourier Transform and Fast Fourier Transform Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Fourier Transform
Network Theory
Network Elements Network Theorems Transient Response Sinusoidal Steady State Response Two Port Networks Network Graphs State Equations For Networks Miscellaneous
Control Systems
Signal Flow Graph and Block Diagram Time Response Analysis Compensators Basic of Control Systems Frequency Response Analysis Stability Root Locus Diagram State Space Analysis
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Diodes Bipolar Junction Transistor Frequency Response FET and MOSFET Oscillators Operational Amplifier Feedback Amplifier Power Amplifier 555 Timer
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Probability and Statistics Differential Equations Complex Variable Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Maxwell Equations Transmission Lines Uniform Plane Waves Waveguides Antennas Miscellaneous
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCETTS EAMCET
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12