ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS
1
GATE ECE 1999
MCQ (Single Correct Answer)
+2
-0.6

The Thevenin equivalent voltage VTH appearing between the terminals A and B of the network shown in Fig. is given by

GATE ECE 1999 Network Theory - Network Theorems Question 30 English
A
j16(3 - j4) V
B
j16(3 + j4) V
C
16(3 + j4) V
D
16(3 - j4) V
2
GATE ECE 1989
MCQ (Single Correct Answer)
+2
-0.6

In the circuit of figure, the power dissipated in the register R is 1W when only source '1' is present and '2' replaced by a short.The power dissipated in the same registor R is 4W when only source '2' is present and '1' is replaced by a short.When both the source '1' and '2' are present, the power dissipated in R will be:

GATE ECE 1989 Network Theory - Network Theorems Question 32 English
A
1 W
B
3 W
C
4 W
D
5 W
3
GATE ECE 1989
MCQ (Single Correct Answer)
+2
-0.6

A load, ZL = RL + jXL is to be matched, using an ideal transformer, to a generator of internal impedance, ZS = RS + jXS .The turns ratio of the transformer required is

A
$$\sqrt{\left|Z_\mathrm L\;/\;Z_\mathrm S\right|}$$
B
$$\sqrt{\left|R_\mathrm L\;/\;R_\mathrm S\right|}$$
C
$$\sqrt{\left|R_\mathrm L\;/\;Z_\mathrm S\right|}$$
D
$$\sqrt{\left|{\mathrm Z}_\mathrm L\;/\;R_\mathrm S\right|}$$
4
GATE ECE 1988
MCQ (Single Correct Answer)
+2
-0.6

If an impedance ZL is connected across a voltage source V with source impedance ZS, then for maximum power transfer, the load impedance must be equal to

A
Source impedance ZS
B
Complex conjugate of ZS
C
Real part of ZS
D
Imaginary part of ZS
PREVIOUS
GATE ECE Subjects
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Diodes Bipolar Junction Transistor Frequency Response FET and MOSFET Oscillators Operational Amplifier Feedback Amplifier Power Amplifier 555 Timer
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Signals and Systems
Representation of Continuous Time Signal Fourier Series Discrete Time Signal Fourier Series Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Transmission of Signal Through Continuous Time LTI Systems Discrete Time Linear Time Invariant Systems Sampling Continuous Time Signal Laplace Transform Discrete Fourier Transform and Fast Fourier Transform Transmission of Signal Through Discrete Time Lti Systems Miscellaneous Fourier Transform
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Waveguides Antennas Miscellaneous Transmission Lines Maxwell Equations Uniform Plane Waves
General Aptitude
Numerical Ability Logical Reasoning Verbal Ability
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CETKCETCOMEDKVITEEEAP EAPCET
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
CBSE
Class 12