ExamSIDE (Powered by ExamGOAL)
Questions
PREVIOUS
1
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
A transmission line of 50$$\Omega $$ characteristic impedance is terminated with a 100 $$\Omega $$ resistance. The minimum impedance measured on the line is equal to
A
0 $$\Omega $$
B
25 $$\Omega $$
C
50 $$\Omega $$
D
100 $$\Omega $$
2
GATE ECE 1996
MCQ (Single Correct Answer)
+1
-0.3
A lossless transmission line having 50 $$\Omega $$ characteristic impedance and lenght $$\lambda /4$$ is short ciruited at one end and connected to an ideal voltage sourec of 1 V at the other end. The current drawn from the voltage source is
A
0
B
0.02 A
C
$$\infty $$
D
none of the above
3
GATE ECE 1996
MCQ (Single Correct Answer)
+1
-0.3
The capacitance per unit length and the characteristic impedance of a lossless transmission line are C and $$Z_0$$ respectively. The velocity of a traveling wave on the transmission line is
A
$${Z_0}C$$
B
$${1 \over {{Z_0}C}}$$
C
$${{{Z_0}} \over C}$$
D
$${C \over {{Z_0}}}$$
4
GATE ECE 1994
Fill in the Blanks
+1
-0
A load impedance (200 + j0) $$\Omega $$ is to be matched to a 50$$\Omega $$ lossless transmission line by using a quarter wave line transformer (QWT). The characteristic impedance of the QWT required is
PREVIOUS
GATE ECE Subjects
Signals and Systems
Representation of Continuous Time Signal Fourier Series Fourier Transform Continuous Time Signal Laplace Transform Discrete Time Signal Fourier Series Fourier Transform Discrete Fourier Transform and Fast Fourier Transform Discrete Time Signal Z Transform Continuous Time Linear Invariant System Discrete Time Linear Time Invariant Systems Transmission of Signal Through Continuous Time LTI Systems Sampling Transmission of Signal Through Discrete Time Lti Systems Miscellaneous
Network Theory
State Equations For Networks Network Elements Network Theorems Two Port Networks Transient Response Sinusoidal Steady State Response Network Graphs Miscellaneous
Control Systems
Basic of Control Systems Signal Flow Graph and Block Diagram Time Response Analysis Stability Root Locus Diagram Frequency Response Analysis Compensators State Space Analysis
Digital Circuits
Logic Gates Boolean Algebra Analog to Digital and Digital to Analog Converters Sequential Circuits Combinational Circuits Logic Families Number System and Code Convertions Semiconductor Memories
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
Electronic Devices and VLSI
Semiconductor Physics PN Junction BJT and FET IC Basics and MOSFET
Analog Circuits
Bipolar Junction Transistor FET and MOSFET Oscillators Operational Amplifier 555 Timer Frequency Response Diodes Feedback Amplifier Power Amplifier
Engineering Mathematics
Linear Algebra Calculus Vector Calculus Complex Variable Probability and Statistics Differential Equations Numerical Methods Transform Theory
Microprocessors
Pin Details of 8085 and Interfacing with 8085 Instruction Set and Programming with 8085
Communications
Analog Communication Systems Digital Communication Systems Random Signals and Noise Fundamentals of Information Theory Noise In Digital Communication
Electromagnetics
Waveguides Antennas Miscellaneous Transmission Lines Maxwell Equations Uniform Plane Waves
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedMHT CETBITSATCOMEDKWB JEEKCETVITEEEAP EAPCETTS EAMCETIAT (IISER)
Medical
NEETAIIMSMHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12