1
GATE CSE 2010
MCQ (Single Correct Answer)
+1
-0.3
A main memory unit with a capacity of $$4$$ megabytes is built using $$1M \times 1$$-bit $$DRAM$$ chips. Each $$DRAM$$ chip has $$1K$$ rows of cells with $$1K$$ cells in each row. The time taken for a single refresh operation is $$100$$ nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is
A
$$100$$ nanoseconds
B
$$100 * {2^{10}}$$ nanoseconds
C
$$100 * {2^{20}}$$ nanoseconds
D
$$3200 * {2^{20}}$$ nanoseconds
2
GATE CSE 2009
MCQ (Single Correct Answer)
+1
-0.3
How many $$32k$$ x $$1$$ $$RAM$$ chips are needed to provide a memory capacity of $$256$$ $$K$$-bytes?
A
$$8$$
B
$$32$$
C
$$64$$
D
$$128$$
3
GATE CSE 2007
MCQ (Single Correct Answer)
+1
-0.3
Consider a $$4$$-way set associative cache consisting of $$128$$ lines with a line size of $$64$$ words. The $$CPU$$ generates a $$20$$-bit address of a word in main memory. The numbers of bits in the TAG, LINE and WORD fields are respectively
A
$$9,6,5$$
B
$$7,7,6$$
C
$$7,5,8$$
D
$$9, 5, 6$$
4
GATE CSE 2005
MCQ (Single Correct Answer)
+1
-0.3
Increasing the $$RAM$$ of a computer typically improves performance because
A
Virtual memory increases
B
Larger $$RAM$$s are faster
C
Fewer page faults occur
D
Fewer segmentation faults occur
GATE CSE Subjects
Software Engineering
Web Technologies
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12