GATE CSE 2024 Set 2 | Pipelining Question 1 | Computer Organization

GATE CSE 2024 Set 2

MCQ (More than One Correct Answer)

-0

An instruction format has the following structure:

Instruction Number: Opcode destination reg, source reg-1, source reg-2

Consider the following sequence of instructions to be executed in a pipelined processor:

I1: DIV R3, R1, R2

I2: SUB R5, R3, R4

I3: ADD R3, R5, R6

I4: MUL R7, R3, R8

Which of the following statements is/are TRUE?

There is a RAW dependency on R3 between I1 and I2

There is a WAR dependency on R3 between I1 and I3

There is a RAW dependency on R3 between I2 and I3

There is a WAW dependency on R3 between I3 and I4

GATE CSE 2024 Set 1

MCQ (More than One Correct Answer)

-0

Consider a 5-stage pipelined processor with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Register Writeback (WB) stages. Which of the following statements about forwarding is/are CORRECT?

In a pipelined execution, forwarding means the result from a source stage of an earlier instruction is passed on to the destination stage of a later instruction

In forwarding, data from the output of the MEM stage can be passed on to the input of the EX stage of the next instruction

Forwarding cannot prevent all pipeline stalls

Forwarding does not require any extra hardware to retrieve the data from the pipeline stages

GATE CSE 2023

Numerical

-0

Consider a 3-stage pipelined processor having a delay of 10 ns (nanoseconds), 20 ns, and 14 ns, for the first, second, and the third stages, respectively. Assume that there is no other delay and the processor does not suffer from any pipeline hazards. Also assume that one instruction is fetched every cycle.

The total execution time for executing 100 instructions on this processor is ___________ ns.

Your input ____