1
GATE CSE 2024 Set 1
MCQ (More than One Correct Answer)
+2
-0.66

Consider two set-associative cache memory architectures: WBC, which uses the write back policy, and WTC, which uses the write through policy. Both of them use the LRU (Least Recently Used) block replacement policy. The cache memory is connected to the main memory. Which of the following statements is/are TRUE?

A

A read miss in WBC never evicts a dirty block

B

A read miss in WTC never triggers a write back operation of a cache block to main memory

C

A write hit in WBC can modify the value of the dirty bit of a cache block

D

A write miss in WTC always writes the victim cache block to main memory before loading the missed block to the cache

2
GATE CSE 2024 Set 1
Numerical
+2
-0.66

A given program has 25% load/store instructions. Suppose the ideal CPI (cycles per instruction) without any memory stalls is 2. The program exhibits 2% miss rate on instruction cache and 8% miss rate on data cache. The miss penalty is 100 cycles. The speedup (rounded off to two decimal places) achieved with a perfect cache (i.e., with NO data or instruction cache misses) is ______

Your input ____
3
GATE CSE 2023
MCQ (Single Correct Answer)
+2
-0.67

A 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory blocks. Two input address lines (IA4 and IA3) are connected to the chip select (CS) port of these memory blocks through a decoder as shown in the figure. The remaining ten input address lines from IA11-IA0 are connected to the address port of these blocks. The chip select (CS) is active high.

GATE CSE 2023 Computer Organization - Memory Interfacing Question 4 English

The input memory address (IA11-IA0), in decimal, for the starting locations (Addr=0) of each block (indicated as X1, X2, X3, X4 in the figure) are among the options given below. Which one of the following options is CORRECT?

A
(0, 1, 2, 3)
B
(0, 1024, 2048, 3072)
C
(0, 8, 16, 24)
D
(0, 0, 0, 0)
4
GATE CSE 2023
Numerical
+2
-0.67

An 8-way set associative cache of size 64 KB (1 KB = 1024 bytes) is used in a system with 32-bit address. The address is sub-divided into TAG, INDEX, and BLOCK OFFSET.

The number of bits in the TAG is __________.

Your input ____
GATE CSE Subjects
Software Engineering
Web Technologies
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12