PREVIOUS
1
GATE EE 2002
MCQ (Single Correct Answer)
+2
-0.6
A power system consists of 2 areas (Area 1 and Area 2) connected by a single tie line (figure). It is required to carry out a load flow study on this system. While entering the network data, the tie-line data (connectivity and parameters) is inadvertently left out. If the load flow program is run with this incomplete data. GATE EE 2002 Power System Analysis - Load Flow Studies Question 24 English
A
The load-flow will converge only if the slack bus is specified in Area 1
B
The load-flow will converge only if the slack bus is specified in Area 2
C
The load-flow will converge if the slack bus is specified in either Area 1 or Area 2
D
The load-flow will not converge if only one slack bus is specified.
PREVIOUS

GATE EE Subjects

Browse all chapters by subject

Electric Circuits
Network Elements Network Theorems Three Phase Circuits Transient Response Sinusoidal Steady State Analysis Graph Theory Two Port Networks
Electrical Machines
Induction Machines D.C Machines Synchronous Machines Transformers
Engineering Mathematics
Calculus Vector Calculus Linear Algebra Differential Equations Probability and Statistics Transform Theory Complex Variable Numerical Methods
Signals and Systems
Continuous and Discrete Time Signals Linear Time Invariant Systems Continuous Time Signal Fourier Transform Discrete Time Signal Z Transformation Continuous Time Signal Laplace Transform Sampling Theorem Continuous Time Periodic Signal Fourier Series Miscellaneous
Power Electronics
Choppers and Commutation Techniques Single and Three Phase Rectifier Power Semiconductor Devices Ac Voltage Controllers Inverters
Power System Analysis
Parameters and Performance of Transmission Lines Power Generation Cost Power System Stability Symmetrical Components and Symmetrical and Unsymmetrical Faults Circuit Breaker Switch Gear and Protection Per Unit System Load Flow Studies High Voltage Dc Transmission Generating Power Station
Digital Electronics
Boolean Algebra Logic Gates Combinational Circuits Minimization Logic Families and Memories Sequential Circuits Analog to Digital and Digital to Analog Converter Microprocessor
Analog Electronics
Diode Circuits and Applications Bjt and Mosfet Biasing Small Signal Modeling Feedback Amplifiers and Oscillator Circuits Operational Amplifier Frequency Response 555 Timer
Electromagnetic Fields
Time Varying Fields Electrostatics Magnetostatics
Control Systems
Time Response Analysis Block Diagram and Signal Flow Graph Polar Nyquist and Bode Plot State Variable Analysis Root Locus Techniques Basics of Control System Routh Hurwitz Stability Controller and Compensator
Electrical and Electronics Measurement
Error Analysis and Measurement Basic of Indicating Instruments Potentiometer and Instrument Transformers Measurement of Resistance and A.C Bridges Measurement of Energy and Power Digital Voltmeters Questions Cathode Ray Oscilloscope
General Aptitude
Verbal Ability Logical Reasoning Numerical Ability
EXAM MAP

Browse past year questions by exam & subject

Joint Entrance Examination
JEE Main JEE Advanced MHT CET BITSAT COMEDK WB JEE KCET VITEEE AP EAPCET TS EAMCET IAT (IISER)
Medical
NEET AIIMS MHT CET (Biology)
Graduate Aptitude Test in Engineering
GATE CSE GATE ECE GATE EE GATE ME GATE CE GATE PI GATE IN GATE Data Science and Artificial Intelligence
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12