Combinational Circuits · Digital Electronics · GATE EE

Start Practice

Marks 1

GATE EE 2024
To obtain the Boolean function $F(X, Y) = X\overline{Y} + \overline{X}$, the inputs $PQRS$ in the figure should be...
GATE EE 2016 Set 1
Consider the following circuit which uses a $$2$$-to-$$1$$ multiplexer as shown in the figure below. The Boolean expression for output $$F$$ in terms ...
GATE EE 2015 Set 1
In the $$4 \times 1$$ multiplexer, the output $$F$$ is given by $$F = A \oplus B.$$ Find the required input $${{\rm I}_3}{{\rm I}_2}{{\rm I}_1}{{\rm I...
GATE EE 2012
The output $$Y$$ of a $$2$$ $$-$$ bit comparator is logic $$1$$ whenever the $$2$$-bit input $$A$$ is greater than the $$2$$-bit input $$B.$$ The numb...
GATE EE 2011
The output $$Y$$ of the logic circuit given below is ...
GATE EE 2003
Figure shows a $$4$$ to $$1$$ $$MUX$$ to be used to implement the sum $$S$$ of a $$1$$-bit full adder with input bits $$P$$ and $$Q$$ and the carry in...
GATE EE 2001
The output $$f$$ of the $$4$$- to- $$1$$ $$MUX$$ shown in fig. is ...

Marks 2

GATE EE 2015 Set 2
A Boolean function $$f\left( {A,B,C,D} \right) = \Pi \left( {1,5,12,15} \right)$$ is to be implemented using an $$8 \times 1$$ multiplexer ($$A$$ is $...
GATE EE 2014 Set 3
Two monoshot multivibrators, one positive edge triggered $$\left( {{M_1}} \right)$$ and another negative edge triggered $$\left( {{M_2}} \right)$$ are...
GATE EE 2014 Set 3
A $$3$$-bit gray counter is used to control the output of the multiplexer as shown in the figure. The initial state of the counter is $${000_2}.$$ The...
GATE EE 2008
A $$3$$ line to $$8$$ line decoder, with active low outputs, is used to implement a $$3$$- variable Boolean function as shown in the figure: The simpl...
GATE EE 2006
A $$4 \times 1\,\,MUX$$ is used to implement a $$3$$- input Boolean function as shown in figure. The Boolean function $$F\left( {A,\,\,B,\,\,C} \right...
GATE EE 2000
The minimal product-of-sums function described by the $$K$$-map given in Fig. ...
GATE EE 1999
The logic function $$F = AC + ABD + ACD$$ is to be realized using an $$8$$ to $$1$$ multiplexer shown in figure, using $$A, C$$ and $$D$$ as control i...
GATE EE 1998
Match the following ...

Marks 5

GATE EE 1998
In a digital combinational circuit with $$4$$ inputs $$(A, B, C, D),$$ it is required to obtain an output of logical $$1$$ only for the input combinat...
GATE EE 1997
A $$3$$-input $$2$$-output priority encoder has the following truth table where $$'X'$$ indicate don't care conditions. Realize the logic using $$NAND...
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
CBSE
Class 12