1
GATE EE 2005
MCQ (Single Correct Answer)
+2
-0.6
A digital-to-analog converter with a full -scale output voltage of $$3.5$$ $$V$$ has a resolution close to $$14$$ $$m$$ $$V.$$ Its bit size is
A
$$4$$
B
$$8$$
C
$$16$$
D
$$32$$
2
GATE EE 2003
MCQ (Single Correct Answer)
+2
-0.6
The simplified block diagram of a $$10$$-bit $$A/D$$ converter of dual slope integrator type is shown in Fig. The $$10$$-bit counter at the output is clocked by a $$1$$ $$MHz$$ clock. Assuming negligible timing overhead for the control logic, the maximum frequency of the analog signal that can be converted using this $$A/D$$ converter is approximately. Input sample to be converter GATE EE 2003 Digital Electronics - Analog to Digital and Digital to Analog Converter Question 6 English
A
$$2$$ $$kHz$$
B
$$1$$ $$kHz$$
C
$$500$$ $$Hz$$
D
$$250$$ $$Hz$$
3
GATE EE 1999
MCQ (Single Correct Answer)
+2
-0.6
For a dual $$ADC$$ type $$3\,{\raise0.5ex\hbox{$\scriptstyle 1$} \kern-0.1em/\kern-0.15em \lower0.25ex\hbox{$\scriptstyle 2$}}$$ digit $$DVM$$, the reference voltage is $$100$$ $$mV$$ and the first integration time is set to $$300$$ $$ms$$. For some input voltage, the ''deintegration'' period is $$370.2ms.$$ The $$DVM$$ will indicate.
A
$$123.4$$
B
$$199.9$$
C
$$100.0$$
D
$$1.414$$
GATE EE Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12