The output of the logic gate in figure is

A 2-bit binary multiplier can be implemented using

In a J_K flip-flop, we have J=$$\overline Q $$ and K=1 (see figure). Assuming the flip-flop was intially cleared and then clocked for 6 pulses, the sequence at the Q output will be

In standard TTL the 'totem pole' stage refers to