1
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
A 2-bit binary multiplier can be implemented using
A
2 input AND gates only.
B
2 number of 2-input XOR gates and 6 number of 2-input AND gates.
C
Two 2-input NOR gates and one XNOR gate.
D
XOR gates and shift registers.
2
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
In a J_K flip-flop, we have J=$$\overline Q $$ and K=1 (see figure). Assuming the flip-flop was intially cleared and then clocked for 6 pulses, the sequence at the Q output will be GATE ECE 1997 Digital Circuits - Sequential Circuits Question 64 English
A
010000
B
011001
C
010010
D
010101
3
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
In standard TTL the 'totem pole' stage refers to
A
the multi-emitteer input stage
B
the phase splitter
C
the output buffer
D
open collector output stage
4
GATE ECE 1997
MCQ (Single Correct Answer)
+1
-0.3
A transmission line of 50$$\Omega $$ characteristic impedance is terminated with a 100 $$\Omega $$ resistance. The minimum impedance measured on the line is equal to
A
0 $$\Omega $$
B
25 $$\Omega $$
C
50 $$\Omega $$
D
100 $$\Omega $$
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12