1
MHT CET 2026 18th April Morning Shift
MCQ (Single Correct Answer)
+1
-0
Which of the following logic gates will have an output of '1' (one) for the given inputs?
MHT CET 2026 18th April Morning Shift Physics - Semiconductor Devices and Logic Gates Question 31 English
A
D
B
B
C
A
D
C
2
MHT CET 2026 18th April Morning Shift
MCQ (Single Correct Answer)
+1
-0
A diode and resistance are connected as shown in figures.
MHT CET 2026 18th April Morning Shift Physics - Semiconductor Devices and Logic Gates Question 30 English
Out of the following statements, which one is true?
Diode in
A) fig (1) and fig (2) are both forward biased.
B) fig (1) and fig (2) are both reverse biased.
C) fig (1) is forward biased and in fig (2) is reverse biased.
D) fig (1) is reverse biased and in fig (2) is forward biased.
A
D
B
B
C
A
D
C
3
MHT CET 2026 17th April Evening Shift
MCQ (Single Correct Answer)
+1
-0
In the following digital circuit, the output 'Y' will be '1' (one) for inputs 'A' and 'B' having values
MHT CET 2026 17th April Evening Shift Physics - Semiconductor Devices and Logic Gates Question 29 English
A
$A = 0 , B = 0$
B
$A = 0 , B = 1$
C
$A = 1 , B = 0$
D
$A = 1 , B = 1$
4
MHT CET 2026 17th April Evening Shift
MCQ (Single Correct Answer)
+1
-0
In common emitter configuration of transistor amplifier, $r_i$, $R_L$ and $\beta$ represent the input resistance, load resistance and the a.c. current gain respectively. The voltage gain $A_V$ and power gain $A_P$ are represented in magnitude respectively by
A
$\beta\left(\dfrac{r_i}{R_L}\right) , \beta^2\left(\dfrac{r_i}{R_L}\right)$
B
$\beta\left(\dfrac{R_L}{r_i}\right) , \beta\left(\dfrac{R_L}{r_i}\right)^2$
C
$\beta\left(\dfrac{R_L}{r_i}\right) , \beta^2\left(\dfrac{R_L}{r_i}\right)$
D
$\beta\left(\dfrac{r_i}{R_L}\right) , \beta\left(\dfrac{r_i}{R_L}\right)^2$

MHT CET Subjects

Browse all chapters by subject