1
MHT CET 2023 9th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

For an intrinsic semiconductor $$\left(\mathrm{n}_{\mathrm{h}}\right.$$ and $$\mathrm{n}_{\mathrm{e}}$$ are the number of holes per unit volume and number of electrons per unit volume respectively)

A
$$\mathrm{n}_{\mathrm{h}} < \mathrm{n}_{\mathrm{e}}$$
B
$$\mathrm{n}_{\mathrm{h}}=\mathrm{n}_{\mathrm{e}}$$
C
$$\mathrm{n}_{\mathrm{h}}=\frac{\mathrm{n}_{\mathrm{c}}}{2}$$
D
$$\mathrm{n}_{\mathrm{h}}>\mathrm{n}_{\mathrm{e}}$$
2
MHT CET 2023 9th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

A $$5.0 \mathrm{~V}$$ stabilized power supply is required to be designed using a $$12 \mathrm{~V}$$ DC power supply as input source. The maximum power rating of zener diode is $$2.0 \mathrm{~W}$$. The minimum value of resistance $$R_{\mathrm{s}}$$ in $$\Omega$$ connected in series with zener diode will be

A
16.5
B
17.5
C
18.5
D
15.5
3
MHT CET 2023 9th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

To get the truth table shown, from the following logic circuit, the Gate G should be

MHT CET 2023 9th May Morning Shift Physics - Semiconductor Devices and Logic Gates Question 13 English

A
OR
B
AND
C
NOR
D
NAND
4
MHT CET 2021 21th September Evening Shift
MCQ (Single Correct Answer)
+1
-0

Combination of NAND gates is shown in the figure. It is equivalent to

MHT CET 2021 21th September Evening Shift Physics - Semiconductor Devices and Logic Gates Question 16 English

A
AND gate
B
NOR gate
C
OR gate
D
X-OR gate
MHT CET Subjects
EXAM MAP
Joint Entrance Examination
JEE MainJEE AdvancedWB JEEBITSATMHT CET
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN