1
GATE EE 2012
MCQ (Single Correct Answer)
+1
-0.3
Consider the given circuit. In this circuit, the race around
2
GATE EE 2002
MCQ (Single Correct Answer)
+1
-0.3
The frequency of the clock signal applied to the rising edge triggered $$D$$ flip-flop shown in Fig. is $$10$$ $$kHz.$$ The frequency of the signal available at $$Q$$ is
3
GATE EE 1995
Fill in the Blanks
+1
-0
For a $$J$$-$$K$$ flip-flop its $$J$$ input is tied to its own $$Q$$ output and its $$K$$ input is connected to its own $$Q$$ output. If the flip-flop is fed with a clock of frequency $$1$$ $$MHz,$$ its $$Q$$ output frequency will be ______________
GATE EE Subjects
Browse all chapters by subject
Electric Circuits
Electrical Machines
Engineering Mathematics
Signals and Systems
Power Electronics
Power System Analysis
Digital Electronics
Analog Electronics
Electromagnetic Fields
Control Systems
Electrical and Electronics Measurement
General Aptitude