1
GATE EE 2014 Set 3
MCQ (Single Correct Answer)
+1
-0.3
A state diagram of a logic gate which exhibits a delay in the output is shown in the figure, where $$X$$ is the don't care condition, and $$Q$$ is the output representing the state.
The logic gate represented by the state diagram is
2
GATE EE 2014 Set 1
MCQ (Single Correct Answer)
+1
-0.3
A cascade of three identical modulo -$$5$$ counters has an over all modulus of
3
GATE EE 2012
MCQ (Single Correct Answer)
+1
-0.3
Consider the given circuit. In this circuit, the race around
4
GATE EE 2002
MCQ (Single Correct Answer)
+1
-0.3
The frequency of the clock signal applied to the rising edge triggered $$D$$ flip-flop shown in Fig. is $$10$$ $$kHz.$$ The frequency of the signal available at $$Q$$ is
GATE EE Subjects
Browse all chapters by subject
Electric Circuits
Electrical Machines
Engineering Mathematics
Signals and Systems
Power Electronics
Power System Analysis
Digital Electronics
Analog Electronics
Electromagnetic Fields
Control Systems
Electrical and Electronics Measurement
General Aptitude