1
GATE EE 2006
MCQ (Single Correct Answer)
+2
-0.6
A TTL NOT gate circuit is shown in figure. Assuming $${V_{BE}} = 0.7\,v$$ of both the transistors, if $${V_i} = 3.0\,V,$$ then the states of the two transistors will be GATE EE 2006 Digital Electronics - Logic Families and Memories Question 1 English
A
$${Q_1}\,\,ON$$ and $${Q_2}\,\,OFF$$
B
$${Q_1}$$ reverse $$\,\,ON$$ and $${Q_2}\,\,OFF$$
C
$${Q_1}$$ reverse $$\,\,ON$$ and $${Q_2}\,\,ON$$
D
$${Q_1}\,\,OFF$$ and $${Q_2}$$ reverse $$\,\,ON$$
GATE EE Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12