1
GATE ECE 2015 Set 2
Numerical
+1
-0
In the bistable circuit shown, the ideal opamp has saturation levels of $$ \pm 5V.$$ The value of R1 (in k$$\Omega $$ ) that gives a hystersis width of 500 mV is ______ GATE ECE 2015 Set 2 Analog Circuits - Operational Amplifier Question 66 English
Your input ____
2
GATE ECE 2015 Set 2
Numerical
+2
-0
For the voltage regulator circuit shown, the input voltage (Vin) is 20V $$ \pm $$ 20% and the regulated output voltage (Vout) is 10 V. Assume the opamp to be ideal . For a load RL drawing 200 mA, the maximum power dissipation in Q1 (in Watts) is ______. GATE ECE 2015 Set 2 Analog Circuits - Operational Amplifier Question 26 English
Your input ____
3
GATE ECE 2015 Set 2
Numerical
+2
-0
Assuming that the op-amp in the circuit shown below is ideal, the output voltage V0 (in volts) GATE ECE 2015 Set 2 Analog Circuits - Operational Amplifier Question 25 English
Your input ____
4
GATE ECE 2015 Set 2
MCQ (Single Correct Answer)
+2
-0.6
A zero mean white Gaussian noise having power spectral density $${{{N_0}} \over 2}$$ is passed through an $$ LTI $$ filter whose impulse response $$h(t)$$ is shown in the figure. The variance of the filtered noise at $$t = 4$$ is GATE ECE 2015 Set 2 Communications - Random Signals and Noise Question 36 English
A
$${3 \over 2}{A^2}{N_0}$$
B
$${3 \over 4}{A^2}{N_0}$$
C
$${A^2}{N_0}$$
D
$${1 \over 2}{A^2}{N_0}$$
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12