1
GATE ECE 1998
Subjective
+5
-0
The mod-5 counter shown in figure counts through states Q2 Q1 Q0 = 000, 001, 010, 011 and 100. GATE ECE 1998 Digital Circuits - Sequential Circuits Question 15 English

(a) Will the counter lockout if it happens to be in any one of the unused states?

(b) Find the maximum rate at which the counter will operate satisfactorily. Assume the propagation delays of flip-flop and AND gate to be tF and tA

2
GATE ECE 1998
Subjective
+1
-0
For an ADC, match the following : if
List 1
A. Flash converter
B. Dual slope converter
C. Successive approximation Converter

List 2
1. requires a conversion time of the order of a few seconds
2. requires a digital- to- analog converter
3. minimizes the effect of power supply interference.
4. requires a very complex hardware.
5. It is a tracking A/D converter.
3
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
The advantage of using a dual slope ADC in a digital voltmeter is that
A
its conversion time is small
B
its accuracy is high
C
it gives output in BCD format
D
it does not require a comparator.
4
GATE ECE 1998
MCQ (Single Correct Answer)
+2
-0.6
In figure, A = 1 and B = 1. The input B is now replaced by a sequence 101010 ___, the outputs x and y will be GATE ECE 1998 Digital Circuits - Sequential Circuits Question 30 English
A
fixed at 0 and 1, respectively
B
x = 1010 ------while y = 0101 ------
C
x = 1010 ----and y = 1010 ----
D
fixed at 1 and 0, respectively
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12