1
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
An I/O processor control the flow of information between
A
cache memory and I/O devices
B
main memory and I/O devices
C
two I/O devices
D
cache and main memories
2
GATE ECE 1998
Subjective
+5
-0
Determine the frequency of resonance and the resonant impedance of the parallel circuit shown in figure. What happens when $$L = C{R^2}$$? GATE ECE 1998 Network Theory - Sinusoidal Steady State Response Question 14 English
3
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
The parallel $$RLC$$ circuit shown in figure is in resonance. In this circuit GATE ECE 1998 Network Theory - Sinusoidal Steady State Response Question 41 English
A
$$\left| {{{\rm I}_R}} \right| < 1m{\rm A}$$
B
$$\left| {{{\rm I}_R} + {{\rm I}_L}} \right| > 1m{\rm A}$$
C
$$\left| {{{\rm I}_R} + {{\rm I}_C}} \right| < 1m{\rm A}$$
D
$$\left| {{{\rm I}_L} + {{\rm I}_C}} \right| > 1m{\rm A}$$
4
GATE ECE 1998
MCQ (Single Correct Answer)
+1
-0.3
A network has 7 nodes and 5 independent loops. The number of branches in the network is
A
13
B
12
C
11
D
10
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12