1
MHT CET 2024 10th May Evening Shift
MCQ (Single Correct Answer)
+1
-0

The logic gate represented by following logic circuit is

MHT CET 2024 10th May Evening Shift Physics - Semiconductor Devices and Logic Gates Question 17 English

A
OR gate
B
AND gate
C
NOR gate
D
X-OR gate
2
MHT CET 2024 10th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

Two ideal diodes are connected to a battery as shown in the circuit. The current supplied by the battery is

MHT CET 2024 10th May Morning Shift Physics - Semiconductor Devices and Logic Gates Question 22 English

A
zero
B
0.25 A
C
0.50 A
D
0.75 A
3
MHT CET 2024 10th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

What is the output Y in the following circuit, when all the three inputs A, B, C are first 'zero' and then 'one'?

MHT CET 2024 10th May Morning Shift Physics - Semiconductor Devices and Logic Gates Question 21 English

A
0, 0
B
0, 1
C
1, 0
D
1, 1
4
MHT CET 2024 10th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

In the block diagram of simple rectifier circuit, from a variable a.c. voltage, constant d.c. voltage is obtained. The correct order of operation is

A
voltage regulator, diode rectifier, filter.
B
diode rectifier, voltage regulator, filter.
C
diode rectifier, filter, voltage regulator.
D
filter, voltage regulator, diode rectifier.
MHT CET Subjects
EXAM MAP
Medical
NEETAIIMS
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
Defence
NDA
Staff Selection Commission
SSC CGL Tier I
CBSE
Class 12