For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zero

If the clock (Clk) frequency is 1 GHz, then the counter behaves as a

In an N bit flash ADC, the analog voltage is fed simultaneously to 2^N− 1 comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source V_in(whose output is being converted to digital format) has a source resistance of 75 Ω as shown in the circuit diagram below and the input capacitance of each comparator is 8 pF. The input must settle to an accuracy of 1/2 LSB even for a full scale input change for properconversion. Assume that the time taken by the thermometer to binary encoder is negligible. If the flash ADC has 8 bit resolution, which one of the following alternatives is closest to the maximum sampling rate?

A 4:1 multiplexer is to be used for generating the output carry of a full adder. A and B are the bits to be added while 𝐶in is the input carry and 𝐶out is the output carry. A and B are to be used as the select bits with A being the more significant select bit. Which one of the following statements correctly describes the choice of signals to be connected to the inputs $${I_0}$$, $${I_1}$$, $${I_2 }$$ and $${I_3}$$ so that the output is C$$_{out}$$?

Let the electric field vector of a plane electromagnetic wave propagating in a homogenous medium be expressed as $$E = \widehat x{E_x}\,{e^{ - j\left( {wt - \beta z} \right)}},$$ , where the propagation constant $$\beta $$ is a function of the angular frequency $$\omega $$. Assume that $$\beta \left( \omega \right)$$ and $${E_x}$$ are known and are real. From the information available, which one of the following CANNOT be determined?