1
GATE ECE 2016 Set 2
MCQ (Single Correct Answer)
+2
-0.6
The parallel-plate capacitor shown in the figure has movable plates. The capacitor is charged so that the energy stored in it is E when the plate separation is d. The capacitor is then isolated electrically and the plates are moved such that the plate separation becomes 2d. GATE ECE 2016 Set 2 Electromagnetics - Maxwell Equations Question 22 English

At this new plate separation, what is the energy stored in the capacitor, neglecting fringing effects?

A
2E
B
$$\sqrt2\mathrm E$$
C
E
D
E/2
2
GATE ECE 2016 Set 2
Numerical
+2
-0
Consider a region of silicon devoid of electrons and holes, with an ionized donor density of $${\mathrm N}_\mathrm d^+=10^{17}\;\mathrm{cm}^{-3}$$. The electric field at x = 0 is 0 V/cm and the electric field at x = L is 50 kV/cm in the positive x direction. Assume that the electric field is zero in the y and z directions at all points. GATE ECE 2016 Set 2 Electronic Devices and VLSI - PN Junction Question 6 English

Given q = 1.6 × 10−19 coulomb, $$\varepsilon$$0 = 8.85 × 10−14 F/cm, $$\varepsilon$$r = 11.7 for silicon, the value of L in nm is ________.

Your input ____
3
GATE ECE 2016 Set 2
MCQ (Single Correct Answer)
+1
-0.3
The Ebers-Moll model of a BJT is valid
A
only in active mode
B
only in active and saturation modes
C
only in active and cut-off modes
D
in active, saturation and cut-off modes
4
GATE ECE 2016 Set 2
MCQ (Single Correct Answer)
+1
-0.3
A long-channel NMOS transistor is biased in the linear region with VDS = 50 mV and is used as a resistance. Which one of the following statements is NOT correct?
A
If the device width W is increased, the resistance decreases.
B
If the threshold voltage is reduced, the resistance decreases.
C
If the device length L is increased, the resistance increases.
D
If VGS is increased, the resistance increases.
EXAM MAP