1
MHT CET 2023 9th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

To get the truth table shown, from the following logic circuit, the Gate G should be

MHT CET 2023 9th May Morning Shift Physics - Semiconductor Devices and Logic Gates Question 44 English

A
OR
B
AND
C
NOR
D
NAND
2
MHT CET 2022 11th August Evening Shift
MCQ (Single Correct Answer)
+1
-0

For a NAND gate, the inputs and outputs are given below.

Input A Input B Output Y
0 1 $$\mathrm{C}$$
0 0 $$\mathrm{D}$$
1 0 $$\mathrm{E}$$
1 1 $$\mathrm{F}$$

The values taken by C, D, E, F are respectively

A
0, 1, 0, 0
B
1, 1, 1, 0
C
1, 0, 1, 1
D
0, 1, 0, 1
3
MHT CET 2022 11th August Evening Shift
MCQ (Single Correct Answer)
+1
-0

The given circuit has two ideal diodes $$D_1$$ and $$D_2$$ connected as shown in the figure. The current flowing through the resistance $$R_1$$ will be

MHT CET 2022 11th August Evening Shift Physics - Semiconductor Devices and Logic Gates Question 6 English

A
7 A
B
3.3 A
C
2 A
D
2.5 A
4
MHT CET 2021 22th September Evening Shift
MCQ (Single Correct Answer)
+1
-0

Which of the following gates will give an output '1' for the given inputs?

MHT CET 2021 22th September Evening Shift Physics - Semiconductor Devices and Logic Gates Question 3 English

A
II and III
B
I and IV
C
I and III
D
II and IV
MHT CET Subjects
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
Civil Services
UPSC Civil Service
CBSE
Class 12