1
MHT CET 2024 11th May Evening Shift
MCQ (Single Correct Answer)
+1
-0

Assuming that junction diode is ideal, the current in arrangement shown in figure

MHT CET 2024 11th May Evening Shift Physics - Semiconductor Devices and Logic Gates Question 22 English

A
2 mA
B
20 mA
C
30 mA
D
10 mA
2
MHT CET 2024 11th May Evening Shift
MCQ (Single Correct Answer)
+1
-0

For the following digital logic circuit, the correct truth-table is

MHT CET 2024 11th May Evening Shift Physics - Semiconductor Devices and Logic Gates Question 23 English

A
Q
B
P
C
S
D
R
3
MHT CET 2024 11th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

Following combination of gates is equivalent to

MHT CET 2024 11th May Morning Shift Physics - Semiconductor Devices and Logic Gates Question 30 English

A
NAND gate
B
OR gate
C
NOR gate
D
X-OR gate
4
MHT CET 2024 11th May Morning Shift
MCQ (Single Correct Answer)
+1
-0

If ' $\mathrm{n}_{\mathrm{c}}$ ' and ' $\mathrm{n}_{\mathrm{h}}$ ' are the number of electrons and number of holes respectively in a semiconductor heavily doped with phosphorous then

A
$\mathrm{n}_{\mathrm{e}} \gg \mathrm{n}_{\mathrm{h}}$
B
$\mathrm{n}_{\mathrm{e}} \ll<\mathrm{n}_{\mathrm{h}}$
C
$\mathrm{n}_{\mathrm{e}} \leqslant \mathrm{n}_{\mathrm{h}}$
D
$\mathrm{n}_{\mathrm{e}}=\mathrm{n}_{\mathrm{h}}$
MHT CET Subjects
EXAM MAP