1
GATE CSE 2024 Set 1
MCQ (More than One Correct Answer)
+1
-0.33
Consider the circuit shown below where the gates may have propagation delays. Assume that all signal transitions occur instantaneously and that wires have no delays. Which of the following statements about the circuit is/are CORRECT?
![GATE CSE 2024 Set 1 Digital Logic - Combinational Circuits Question 2 English](https://app-content.cdn.examgoal.net/fly/@width/image/6y3zli1lwu9hax1/d38bf6e0-0499-4166-8577-77026dd59eab/20eaab50-1f11-11ef-bff5-43fce3d5dce9/file-6y3zli1lwu9hax2.png?format=png)
2
GATE CSE 2021 Set 2
MCQ (Single Correct Answer)
+1
-0.33
Which one of the following circuits implements the Boolean function given below?
f(x, y,z) = m0 + m1 + m3 +m4 + m5 + m6, where mi is the ith minterm.
3
GATE CSE 2020
Numerical
+1
-0.33
A multiplexer is placed between a group of 32 registers and an accumulator to regulate data movement such that at any given point in time the content of only one register will move to the accumulator. The minimum number of select lines needed for the multiplexer is _____.
Your input ____
4
GATE CSE 2020
Numerical
+1
-0.33
If there are m input lines and n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of m + n is ____.
Your input ____
Questions Asked from Combinational Circuits (Marks 1)
Number in Brackets after Paper Indicates No. of Questions
GATE CSE Subjects
Theory of Computation
Operating Systems
Algorithms
Database Management System
Data Structures
Computer Networks
Software Engineering
Compiler Design
Web Technologies
General Aptitude
Discrete Mathematics
Programming Languages