1
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+1
-0.3
In the circuit shown, diodes $${D_1}$$ ,$${D_2}$$ and $${D_3}$$ are ideal, and the inputs $${E_1}$$ , $${E_2}$$ and $${E_3}$$ are “0 V” for logic ‘0’ and “10 V” for logic ‘1’. What logic gate does the circuit represent? GATE ECE 2015 Set 3 Digital Circuits - Logic Gates Question 17 English
A
3-input OR gate
B
3-input NOR gate
C
3-input AND gate
D
3-input XOR gate
2
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+2
-0.6
A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown. GATE ECE 2015 Set 3 Digital Circuits - Logic Gates Question 7 English 1 GATE ECE 2015 Set 3 Digital Circuits - Logic Gates Question 7 English 2

Which one of the following statesments is TRUE?

A
Gate 1 is a universal gate.
B
Gate 2 is a universal gate.
C
Gate 3 is a universal gate.
D
None of the gates shown is a universal gate.
3
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+1
-0.3
The circuit shown consists of J-K flip-flops, each with an active low asynchronous reset ($$\overline {{R_d}} $$ input). The counter corresponding to this circuit is GATE ECE 2015 Set 3 Digital Circuits - Sequential Circuits Question 46 English
A
a modulo-5 binary up counter
B
a modulo-6 binary down counter
C
a modulo-5 binary down counter
D
a modulo-6 binary up counter
4
GATE ECE 2015 Set 3
MCQ (Single Correct Answer)
+2
-0.6
A three bit pseudo random number generator is shown. Initially the value of output Y = Y2 Y1 Y0 is set to 111. The value of output Y after three clock cycles is GATE ECE 2015 Set 3 Digital Circuits - Sequential Circuits Question 24 English
A
000
B
001
C
010
D
100
EXAM MAP
Medical
NEET
Graduate Aptitude Test in Engineering
GATE CSEGATE ECEGATE EEGATE MEGATE CEGATE PIGATE IN
CBSE
Class 12